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ABSTRACT
This dissertation is a comparative study of tool-flows for rapid prototyping of SDR DSP operations on pro-
grammable hardware platforms. The study is divided into two parts, focusing on high-level tool-flows for imple-
menting SDR DSP operations on FPGA and GPU platforms respectively. In this dissertation, the term ‘tool-flow’
refers to a tool or a chain of tools that facilitate the mapping of an application description specified in a program-
ming language into one or more programmable hardware platforms. High-level tool-flows use different techniques,
such as high-level synthesis to allow the designer to specify the application from a high level of abstraction and
achieve improved productivity without significant degradation in the design’s performance. SDR is an emerging
communications technology that is driven by - among other factors – increasing demands for high-speed, interop-
erable and versatile communications systems. The key idea in SDR is the need to implement as many as possible
of the radio functions that were traditionally defined in fixed hardware, in software on programmable hardware
processors instead. The most commonly used processors are based on complex parallel computing architectures
in order to support the high-speed processing demands of SDR applications, and they include FPGAs, GPUs and
multicore general-purpose processors (GPPs) and DSPs. The architectural complexity of these processors re-
sults in a corresponding increase in programming methodologies which however impedes their wider adoption in
suitable applications domains, including SDR DSP. In an effort to address this, a plethora of different high-level
tool-flows have been developed. Several comparative studies of these tool-flows have been done to help – among
other benefits – designers in choosing high-level tools to use. However, there are few studies that focus on SDR
DSP operations, and most existing comparative studies are not based on well-defined comparison criteria.
The approach implemented in this dissertation is to use a system engineering design process, firstly, to define
the qualitative comparison criteria in the form of a specification for an ideal high-level SDR DSP tool-flow and,
secondly, to implement a FIR filter case study in each of the tool-flows to enable a quantitative comparison in terms
of programming effort and performance. The study considers Migen- and MyHDL-based open-source tool-flows
for FPGA targets, and CUDA and Open Computing Language (OpenCL) for GPU targets. The ideal high-level
SDR DSP tool-flow specification was defined and used to conduct a comparative study of the tools across three
main design categories, which included high-level modelling, verification and implementation. For tool-flows tar-
geting GPU platforms, the FIR case study was implemented using each of the tools; it was compiled, executed on
a GPU server consisting of 2 GTX Titan-X GPUs and an Intel Core i7 GPP, and lastly profiled. The tools were
moreover compared in terms of programming effort, memory transfers cost and overall operation time. With regard
to tool-flows with FPGA targets, the FIR case study was developed by using each tool, and then implemented on a
Xilinx 7 FPGA and compared in terms of programming effort, logic utilization and timing performance.
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CHAPTER 1
INTRODUCTION
This dissertation presents a comparative study of tool-flows for the rapid prototyping of the digital signal pro-
cessing (DSP) operations of software defined radio. Increasingly high demands for flexibility, interoperability and
speed in communication systems are driving the adoption of the emerging SDR technology [2]. SDR is about mov-
ing as many of the radio functions that are traditionally implemented on static hardware to programmable hardware
platforms, such as field programmable gate arrays (FPGAs), graphics processing units (GPUs) and digital signal
processors (DSPs) [3]. Due to the power wall that microprocessor technology hit a few years ago, parallel com-
puting has now become the main approach for meeting the high processing demands of modern high-performance
applications, including SDR [4]. However, the adoption of parallel computing platforms, such as FPGAs and
GPUs, to meet the speed and flexibility demands of SDR, introduces complexity in programming paradigms. For
example, standard FPGA programming methodology is based on register-transfer level (RTL) languages, such as
VHSIC Hardware Description Language (VHDL) and Verilog. These languages are difficult to learn and cumber-
some to use, given the current increasing design complexities [5].
In an effort to simplify the programming effort required for these platforms without significantly degrading per-
formance, high-level tool-flows targeting one or more of these high-performance platforms are an active area of
research in both industry and academia. In this dissertation, we use the term ‘tool-flow’ to refer to a tool or a
sequence of tools that work in concert to facilitate the mapping of an application description, specified in a pro-
gramming language, onto one or more programmable hardware platforms. Adoption of and interest in adopting
high-level design tool-flows by SDR designers is on the rise [3, 6, 7, 8]. Given that there is a growing plethora of
different high-level tool-flows developed by both industry and academia, some specifically for SDR DSP and some
for generic applications, there is a need for a comparative study of these existing tools [9]. This study can help
by providing a detailed analysis of the effectiveness of the tools and thereby guide designers in their tool choices.
While such studies have been conducted in the literature [10, 9, 11, 12], at the time of writing this dissertation,
there was none targeting the SDR domain. Therefore, this dissertation seeks to address this identified lack of SDR-
based tool-flows evaluation, in the hope that the results of the study will be helpful and useful to other domains as
well.
This chapter proceeds as follows: section 1.1 provides a brief conceptual background on the key themes, including
SDRs, SDR DSP hardware and high-level tool-flows. A description of the problem that motivated this study is
given in Section 1.2. Section 1.3 states the overarching aim of this dissertation, which is followed by an outline of
key supporting objectives. A plan of how the findings from this work will be disseminated is described in Section
1.4. The chapter ends with a brief overview of the dissertation.
1.1 BACKGROUND
This project is a comparative study of tool-flows with regard to fast development of SDR DSP operations on
programmable computing hardware. In basic terms, a tool-flow is a selection, configuration and sequencing of
tools in order to undertake development. In this dissertation, the focus is on tool-flows that support design entry
at higher levels of hardware and software design abstractions. These kind of tool-flows are referred to as high-
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level tool-flows. GPPs, DSPs, GPUs and FPGAs are the most common programmable platforms for implementing
SDR DSP operations. Due to time constraints, the study focuses only on selected tool-flows that target GPU and
FPGA platforms. This study is specifically aimed at providing qualitative and quantitative insights about the high-
level design capabilities of existing tool-flows with respect to SDR DSP applications. The practical importance
of the insights from this study include informing SDR DSP designers in making the correct tool choices and
identifying areas of improvement for tool designers. The study is carried out within a conceptual context covering
the following key topics: SDR, FPGAs, GPUs and high-level tool-flows. A brief conceptual background of these
topics is given in this section.
1.1.1 Software Defined Radios
Increasingly high demands for flexibility, interoperability and speed in communication systems are driving the
adoption of the emerging technology known as software defined radio (SDR) [2]. According to the wireless
innovation forum (formerly the SDR forum) [3]:
“A software-defined radio is a radio in which some or all of the physical layer functions are software
defined.”
These radio functions include operations such as channelisation, modulation and demodulation – traditionally,
these functions would have been implemented in hardware, using discrete static components, such as transistors
and capacitors, or placed on application-specific integrated circuits (ASICs). These traditional systems would
have had little flexibility, however; if different frequencies or modulation strategies were needed, then the whole
system would have had to be redesigned and refabricated. In comparison, SDR systems are much more flexible:
for instance, modulation schemes can be changed rapidly by running different software. The SDR approach was
made feasible largely due to the availability of high-speed, low-power sampling and processing technologies.
Accordingly, SDR solutions are generally realised by means of various programmable devices, such as digital
signal processors (DSPs), multicore processors, graphics processing units (GPUs) and field programmable gate
arrays (FPGAs).
Ideally, an SDR should support “any radio waveform at any carrier frequency and at any bandwidth” [3]. As
illustrated in Figure 1.1, an ideal SDR architecture consists of a programmable or reconfigurable digital signal
processing platform connected directly to an antenna through digital-to-analog and analog-to digital converters
(DAC/ADC). The received signal is sampled and digitised directly from the antenna, and then fed to the DSP
subsystem, where application-specific radio functions such as channel selection, demodulation and decoding are
performed.
Figure 1.1: The ideal SDR architecture. The antenna is connected directly to the digital signal processing system
through the converters. (Image adapted from: [13]).
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The ideal SDR cannot be realised practically due to current technical limitations in antennas, digitisers and DSP
platforms [3]. Instead, practical implementations, such as the MeerKAT radio telescope receptor [14], which is
shown in Figure 1.2, are discussed in the literature. Unlike the ideal SDR concept, however, the MeerKAT receptor
has a limited frequency range of 1 - 1.75GHz. The digitiser is placed as close to the receiver as is practical to ensure
the highest quality and most stable RF pass-band. Functions such as RF amplification, level control and bandpass
equalisation are performed in analog in the RF unit. The digital unit directly converts RF analog signals into
digital signals, performs digital down-conversion, channelization, and outputs the results to the correlator via a
commodity Ethernet data link. The correlator employs a mixed FPGA/GPU architecture for the signal processing
nodes.
Although FPGAs and GPUs are excellent engines for the flexibility and high processing demands of SDR, they
are generally difficult to program using traditional low-level tools, due to their complex architectures. This is
especially the case for FPGAs, more so than for GPUs. Currently, there exists a growing plethora of high-level
design tools aimed at simplifying the development of FPGAs and GPUs. Our aim in this dissertation is to conduct
a comparative investigation of the effectiveness of applying some of these tools for developing SDR waveforms
for FPGA and GPU platforms respectively.
Figure 1.2: The MeerKAT receptor is an example of a practical SDR implementation. Due to practical limitations,
some functions are implemented in analogue through dedicated hardware and the rest are implemented digitally
through flexible hardware. (Image Source: [14])
1.1.2 Field Programmable Gate Arrays
A simplified architecture of a typical FPGA device is described and the conventional FPGA design methodology
based on a hardware description language (HDL) is outlined. The subsections below look at FPGA hardware
(1.1.2.1), configuration (1.1.2.2), HDL-based design methodology for FPGAs (1.1.2.3), and high-level design
methodology for FPGAs (1.1.2.4).
1.1.2.1 FPGA Hardware
An FPGA is a pre-defined logic substrate that can be configured, in seconds, through user-modifiable code to
implement various digital circuits. Figure 1.3 illustrates a simplified architecture of a typical modern FPGA device.
The architecture is a highly dense and parallel structure consisting of four main types of elements: configurable
logic blocks (CLBs), programmable interconnect infrastructure, programmable input/output blocks (IOBs) and
various specialised extending logic blocks (e.g. memory and DSP blocks). The CLB is the basic logic unit of
an FPGA. The programmable interconnect routes digital signals between CLBs and to and from the IOBs, which
interface the FPGA with the external environment. Modern FPGA devices embed dedicated functional blocks,
such as DSP slices, transceiver circuitry and hard microprocessors within the FPGA logic fabric, to save on the
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usage of logic cells, and to improve design performance and productivity [15, 16].
Figure 1.3: An architecture of a typical modern FPGA showing its four main elements: configurable logic blocks,
programmable interconnect, programmable input/output blocks and special extending blocks. (Image adapted
from: [15])
1.1.2.2 FPGA Configuration
An FPGA is configured by writing a stream of 0’s and 1’s into its programming memory. The memory functions
as programming points for the FPGA’s CLBs and routing infrastructure. Most modern FPGAs store the configu-
ration bitstream in static random access memory (SRAM). Since SRAM is volatile, the configuration needs to be
downloaded upon power up. The bitstream can also be automatically loaded from non-volatile memories, such
as programmable read-only memory (PROM) and serial peripheral interface (SPI) Flash. Microprocessors, mi-
crocontrollers and digital signal processors can be used to download the configuration bitstream to the FPGA’s
SRAM. Several other FPGA configuration approaches are used too, including the most popular Joint Test Action
Group (JTAG) and universal serial bus (USB) interfaces [16].
Therefore, the process of designing an FPGA application essentially entails generating a configuration bitstream
and then loading it into the device’s programming memory. The standard FPGA design flow uses HDLs to specify
the application intent, and a set of hardware compiler tools to generate the bitstream from the specification. An
overview of this methodology is covered in the following subsection.
1.1.2.3 HDL Design Methodology for FPGAs
The standard FPGA design methodology is illustrated in Figure 1.4. HDLs are used to capture the application
specification at the register transfer level (RTL). VHDL and Verilog are the most widely used HDLs. Unlike
common software languages, HDLs are inherently parallel in nature and provide various constructs for describing
both the structure and the behaviour of the application circuit.
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Figure 1.4: A typical HDL-based FPGA design flow [17].
Once captured by using an HDL, the application specification is verified for functional correctness through logic
simulation. A logic synthesis tool then translates the RTL code into an optimised network of gates called a netlist
which is then fitted into the actual FPGA’s logic resources through a place-and-route process, using FPGA vendor-
specific tools. Finally, the vendor tools are used to generate a configuration bitstream that is used to program the
FPGA device.
The density of FPGAs has been increasing steadily, thus enabling more and more complex and large applications
to be implemented on a single chip. However, the standard HDL-based FPGA design methodology is not well
suited to cope efficiently with this increasing complexity. As a result, FPGA vendors, electronic design automation
(EDA) tool developers and FPGA application designers (including SDR DSP) are shifting toward high-level design
languages and tools. The following subsection gives an overview of the high-level design methodology.
1.1.2.4 High-Level Design Methodology for FPGAs
High-level design is a broad term for modern design methodologies that seek to allow designers to describe hard-
ware productively at higher levels of abstraction (above RTL) and thus not worry much about complex, low-level
hardware details [18, 9].
A typical high-level FPGA design methodology is based on either algorithmic or system-level design-entry as
illustrated in Figure 1.5. The general practice is to augment existing high-level software languages, such as C++,
Python, and Scala, to produce new hardware languages, such as SystemC [19], MyHDL [20] and Chisel [21]
respectively. A high-level synthesis engine automatically converts the high-level design descriptions into RTL
code for FPGA implementation using vendor tools.
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Figure 1.5: Typical high-level design flow. In the high-level design methodology, the design abstraction level is
raised above RTL, to either behavioural level or to system-level or both, in order to simplify design entry and
improve productivity without incurring significant losses in performance. (Image adapted from: [22])
1.1.3 Graphics Processing Units
In addition to FPGAs, our study also compares high-level design methodologies for rapid prototyping of SDR DSP
operations on GPU platforms. A description of GPU devices, covering their internal hardware makeup (1.1.3.1)
and common programming methodologies (1.1.3.2), is presented in this subsection.
1.1.3.1 GPU Hardware
Graphics processing units (GPUs) are complex evolving chips that deliver high theoretical computational power
at relatively low cost. GPUs were originally made for handling computer graphics processing. However, as the
chips evolved in both complexity and computational power, it was discovered that they could be used efficiently to
also perform high-performance scientific operations that were traditionally handled by the central processing unit
(CPU). Therefore, GPUs are presently used in various applications besides 3D computations, including SDR DSP,
bioinformatics, computational finance and cryptography, using a technique known as General Purpose computing
on Graphics Processing Units (GPGPU) [23, 24].
Architecturally, the graphics processing unit (GPU is quite a different chip compared to a conventional general
purpose processor (GPP). Figure 1.6 shows the architecture of the NVIDIA’s GTX Titan X GPU that was used for
experiments in this dissertation. The GPU connects to the main memory via a peripheral component interconnect
express (PCIe) connector. It has its own memory space, 12GB in size. Generally, the power of the GPU resides
more in its large number of processing cores, called Streaming Multiprocessors (SMs). Titan X has 3072 cores.
Due to their architecture, GPUs primarily cope with problems that exhibit high levels of data parallelism, such as
many of the SDR DSP algorithms.
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Figure 1.6: Architecture of the NVIDIA’s GTX Titan X GPU [25].
1.1.3.2 High-Level Design Methodology for GPUs
The large number of cores present in GPUs require a strong and constraining form of structuring, which induces
significant changes and complexity into the programming paradigm, especially with regard to task distribution
[26].
Traditionally, mapping non-graphics applications to GPUs required re-writing the entire application in terms of
graphical primitives, using graphical languages such as OpenGL or DirectX. Because this approach was tedious
and error-prone, several high-level academic and third-party design frameworks appeared, which abstracted away
the low-level GPU programming details. However, beginning in 2007, GPU vendors started to release general-
purpose GPU programming languages, such as AMD Close-to- Metal (CTM) and NVIDIA CUDA. Presently,
NVIDIA CUDA [27], DirectCompute [28], and OpenCL [29] are the most common GPU general-purpose lan-
guages.
1.2 PROBLEM STATEMENT
Digital signal processing (DSP) is at the heart of the digital revolution that has brought us many applications, such
as communications, radio astronomy, radar and biomedical systems. While DSP applications were traditionally
implemented using ASICs and DSPs, there is now a notable growth of interest in the use of FPGAs [30, 31]
and GPUs [32], especially for high-performance DSP applications, such as the correlator designed for the Square
Kilometre Array (SKA) radio telescope. In particular, SDR DSP, because of its flexible high-speed processing
requirements, is one main example of an application domain that could benefit greatly from the flexibility and high
compute density of FPGA and GPU technologies [33].
However, although GPUs and FPGAs possess excellent features that can enable a variety of high-performance
DSP applications, some application designers still experience major difficulties in using them efficiently, because
of their complex programming requirements [5]. The lack of effective and easy-to-use design methodologies is a
major barrier to the widespread adoption of FPGA technology [34]. The conventional methodology is difficult to
use, as it forces designers to work at a low register-transfer-level (RTL), using HDLs such as VHDL or Verilog
to build solutions from first principles. This results in lengthy development times that may increase risk factors
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for development companies, such as missing market opportunities. The conventional FPGA design methodology
is proving inadequate to cope with the increasing complexity of FPGA devices and thus suffers from low design
productivity, a problem known in the literature as the design productivity gap [35].
High-level design, which involves specifying designs at higher levels of abstraction, is one of the most promising
approaches for bridging the design productivity gap for modern processing platforms, including FPGAs and GPUs.
It is much more productive in cost and design time to describe a design in high-level behavioural or algorithmic
code than in RTL for FPGAs and low-level C code for GPUs, provided that comparable performance levels can be
achieved.
While there have been significant efforts in the last few decades to develop new high-level design languages,
methodologies, tools and frameworks to bridge the FPGA and GPU design productivity gap, little work has been
done to evaluate the relative capabilities of existing high-level solutions. In fact, the few available publications on
the subject focus primarily on proprietary tools [36, 10, 9, 37, 38], and very few consider open-source solutions
[39, 40]. Further, there is no systematic approach in conducting the evaluations. It is often not clear what evaluation
criteria were used or how the criteria were synthesised. This dissertation thus presents a systematic and comparative
evaluation of the capabilities of a selection of open-source high-level design tools to facilitate fast prototyping of
SDR DSP algorithms on FPGA and GPU platforms.
1.3 OBJECTIVES
The overarching aim of this dissertation is to
“study and compare high-level tool-flows for fast prototyping of SDR DSP operations on FPGA and
GPU platforms”.
The study seeks to determine how capable high-level tool-flows are, relative to one another, in facilitating rapid
development of quality SDR DSP applications on FPGAs and GPUs. In order for the comparative study to be
meaningful and fair, effective and comprehensive criteria should be used. The criteria used in related non-SDR
domain studies generally evaluate tool-flows only in terms of the quality of the generated applications designs.
There are few criteria that allow the tool-flow’s capability to not only produce quality designs to be evaluated,
but also to speed up the application development process. Given that the tool-flows will be studied for a specific
domain (the development of SDR DSP applications), the criteria need take this into account. For example, the
criteria should specify the expected functional and performance capabilities of a good SDR DSP tool-flow for
FPGA and GPU platforms respectively. Currently, such a comprehensive specification does not exist.
The following set of sub-objectives have been designed in response to the main objective:
1. Define an “Ideal High-Level SDR Tool-Flow” specification: Develop systematic and reliable evaluation
criteria to be used in benchmarking the capabilities of a selection of existing high-level design tools in order
to streamline the SDR DSP development process for FPGA and GPU platforms.
2. Conduct a comparative evaluation of existing high-level FPGA design tools: Using the systematic eval-
uation methodology developed in 1, benchmark the capabilities of a selection of existing high-level design
tools to facilitate easy and fast prototyping of SDR DSP applications on FPGA platforms.
3. Conduct a comparative evaluation of existing high-level GPU design tools: Using the systematic eval-
uation methodology developed in 1, benchmark the capabilities of a selection of existing high-level design
tools to facilitate easy and fast prototyping of SDR DSP applications on GPU platforms.
4. Recommend high-level design tools for fast prototyping SDR DSP on FPGAs and GPUs: Based on the
comparative evaluations conducted according to 2 and 3, recommend a high-level design tool that is best
suited to be used as is, or modified, to simplify and accelerate the design and implementation of SDRs on
FPGAs and GPUs respectively.
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1.4 DISSEMINATION STRATEGY
Several research materials have been produced from this project since its inception. The dissemination strategy
outlines a set of activities and methods that have been and will be undertaken to facilitate communication of these
research outputs to relevant audiences. The strategy includes conference presentations, academic seminars and
publication of articles in journals. Each of the activities targets a variety of audiences. Besides simply communi-
cating the knowledge and findings produced in this research, dissemination activities conducted during the course
of this dissertation also provided opportunities where valuable feedback was received and used to improve the
quality of the study.
An outline of the dissemination strategy used in this dissertation is given in Subsections 1.4.1 (Objectives and Ap-
proach) and 1.4.2 (Target Audiences and Plan). The types of activities and methods that will be used to disseminate
information from this project and also to present a concrete working plan, showing past and future dissemination
activities, are discussed below.
1.4.1 Objectives and Approach
The planned dissemination activities include:
• Conference presentations - Presentation of the results of the undertaken investigations to high profile rele-
vant conferences, as listed in the dissemination plan in the following subsection. Conference presentations
and publications were chosen for use as short-term feedback platforms on several relatively smaller aspects
of this study. Therefore, various factors, such as shorter response times and the possibility of in-person
meetings and feedback, were considered when selecting specific conference options.
• Journal publications - Publication of the results of the undertaken investigations to high profile journals,
as mentioned in the dissemination plan subsection that follows. Journals are a long-term approach, and they
accelerate the wide dissemination of research knowledge by publishing high- quality articles that provide
more detail on the work.
• Seminar presentations - Presentation of academic seminars on topics related to the investigations conducted
in this dissertation. These seminars will be used to raise awareness among academics and researchers about
high-level design methodologies and high-performance DSP platforms for SDR. It is envisaged that this will
introduce others to the various technologies and tools covered in this dissertation and encourage them to
consider or even apply them to their projects.
1.4.2 Target Audiences and Plan
The planned dissemination activities presented in the previous subsection are targeted at the following three main
audiences.
1. Designers of SDR DSP Applications - This group includes all people and organisations that develop soft-
ware and firmware for SDR applications. Our targets, but is not limited to, the following specific organisa-
tions: the Digital Back-End (DBE) team at SKA South Africa, the Radar Remote Sensing Group (RRSG)
and the Software Defined Radio Research Group (SDRG) at UCT.
2. SDR DSP and EDA Researchers - All individuals and organisations involved in research and development
of new improved technologies, frameworks, tools and methodologies for modelling, designing, implement-
ing and verifying SDR DSP operations fall under this group. This work targets, but is not limited to, the
following specific SDR DSP and EDA researchers: Milkymist labs, MyHDL community, the DBE team at
SKA South Africa, Collaboration for Astronomy Signal Processing and Electronics Research (CASPER) at
Berkeley University and the Pervasive Parallelism Laboratory (PPL) at Stanford University.
3. Standardisation Organisations - Part of the deliverables from this study is the proposed systematised
specification of an ideal high-level tool-flow for rapid prototyping of SDR DSP operations. It is hoped that
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the proposed methodology will be of value to standardisation organisations, in both the SDR DSP and EDA
domains. Therefore, some of the specific standardisation organisations targeted by this work include, but
are not limited to, the Wireless Innovation Forum (formerly the SDR Forum) and Software Communications
Architecture (SCA).
The planned dissemination activities (past and future) involving seminars, conference papers and journal papers
are outlined in Tables 1.3, 1.1, 1.2 respectively below.
Table 1.1: Conference papers published as part of the dissemination strategy.
Name Date and Venue Audience Paper Title
IEEE Radio and An-
tenna Days of the Indian
Ocean (RADIO)
Sept 2015, Mauritius SDR hardware
and software
platforms and
technologies
researchers and
designers
Evaluation of High-Level
open-source tool-flows for
rapid prototyping of Soft-
ware Defined Radios[41]
IEEE International
Conference on Me-
chanical and Intelligent
Manufacturing Tech-
nologies(ICMIMT)
Feb 2018, South
Africa
Information
Technology
Researchers
Systematic design of an
ideal tool-flow for accelerat-
ing big data applications on
FPGA platforms[42]
Table 1.2: Journal papers under review as part of the dissemination strategy.
Name Publisher International/Local Paper Title
Advances in Science,
Technology and
Engineering Systems
Journal (ASTESJ)
ASTESJ International Systematic Design of an
Ideal Toolflow for Acceler-
ating Big Data Applications
on FPGA Platforms
International Journal
of High Performance
Computing and Net-
working (IJHPCN)
SCOPUS Parallel Computing Comparative Study of Tool-
Flows for Rapid Prototyping
of SDR DSP Operations
Table 1.3: Seminars part of the dissemination plan.
Venue Title Audience
University of Cape
Town (UCT)
Design of an Ideal High-Level Tool-Flow for SDR
DSP
Remote Radar Sensing Group
(RRSG)
UCT
Introduction to SDR Technology: Design Tools
and Hardware
Communications Technologies
Students and Researchers
National University
of Lesotho (NUL)
Design of a SDR - based Set-Top Box System for
Lesotho’s Digital Migration
Computer and Electronic En-
gineering Students and Aca-
demics
Continued on next page
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Table 1.3 – Continued from previous page
Where What Audience
NUL Introduction to FPGA Technology Faculty of Science and Technol-ogy Students and Academics
1.5 DISSERTATION OVERVIEW
The aim of this dissertation is to survey the capabilities of various high-level electronic design tools to streamline
the process of developing SDR DSP applications on FPGA platforms. While much work has been done to build
a variety of high-level design languages, tools and frameworks targeting FPGAs and other devices, there are
no systematic comparative surveys of existing high-level design solutions. This gap has motivated the research
summarized in this dissertation.
Chapter 1, Introduction, sets the scene by providing a brief conceptual background of FPGAs, SDRs and high-
level design. FPGAs are presented as sophisticated hybrid computing engines that possess the flexibility of soft-
ware plus the performance of hardware. A simplified architecture of a typical FPGA device, showing the positions
and roles of its main elements – CLBs, IOBs, programmable interconnect and dedicated function blocks – is
described. SDR is introduced as an emerging technology that adds flexibility to radio communications by lever-
aging flexible hardware platforms, such as FPGAs. High-level design – in other words, designing hardware at
higher levels of abstraction, such as behavioural or system level – is introduced as the glue that pulls hardware and
applications together, offering a promising solution to the current gaps and challenges in the design industry.
Chapter 2, Literature Review, is a critical discussion of the four main themes, shown in Figure 1.7, that underpin
this research: FPGAs, SDR DSP, High-Level Design and EDA Tool Surveys. The review defines the literature
context in which the subject matter of this dissertation is placed, and further strengthens the motivation for this
research by identifying gaps in the literature on the subject of high-level design tool surveys for FPGA-based SDR
DSP.
Figure 1.7: Overview of the literature review showing the key concepts that underlie this dissertation.
We first present a review of SDR technology that focuses especially on the architecture of a typical SDR waveform
and associated computational characteristics.
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Since SDR DSP operations can be designed on various programmable hardware platforms, including one or a
combination of GPPs, DSPs, GPUs and FPGAs, a review of these platforms, especially their specific programming
architectures and programming requirements, is essential in order to define a more holistic comparison criteria
for the various tool-flows. The Chapter presents an architectural and design review of both FPGA and GPU
technologies.
An exhaustive study of all available high-level tool-flows falls beyond the scope of this dissertation. Instead, the
approach adopted in this dissertation is to select, from the current landscape of existing tool-flows, a few of these
for the comparative study. Therefore, it is necessary to introduce and review the high-level tool-flows landscape
in order to identify and briefly characterise the pool of existing tools from which we can choose. An up-to-date
survey of the high-level tools and tool-flows currently available for digital signal processing and specifically SDR
is therefore presented.
Chapter 3, Methodology, presents the research methodology that is adopted in this dissertation to realise the
original aim of this project of performing a comparative study of high-level tool-flows for rapid prototyping of
SDR DSP operations on FPGA and GPU platforms. The methodology is organised into two main parts, the first
part focuses on FPGA tool-flows and the second on GPU tool-flows. Figure 1.8 shows a summary of steps that are
followed to evaluate both FPGA and GPU tool-flows.
Figure 1.8: Steps for evaluation of FPGA- and GPU-based tool-flows.
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The approach is to first develop a comprehensive criteria to use in comparing the tools. In order to produce a holistic
criteria, a system engineering process is followed to develop the criteria in the form of a system specification for
an ideal high-level SDR DSP tool-flow on FPGA and GPU platforms. Once the comparison criteria is defined,
the next step in the approach is to perform a study of tool-flows for rapid prototyping SDR DSP on FPGA and
GPU platforms respectively. For each of the two platforms, this entails i) selecting representative tools to study,
ii) evaluating the selected tools against the systematic criteria iii) following a waterfall development process to
implement a FIR filter case study application using each of the selected tools and iv) using the case study to
comparatively evaluate the tools in terms of design productivity and performance. The tools, methods and metrics
used to evaluate both the design efficiency and performance of each of the selected FPGA and GPU tool-flows are
described.
Chapter 4, Systematic Design of an Ideal High-Level SDR DSP Tool-Flow, describes the systematic devel-
opment of the system requirements for an ideal high-level tool-flow for fast prototyping of SDR DSP on FPGA
platforms. While several high-level design flows exist both in the literature and in industry, there has generally
been little work done to define what constitutes a true high-level SDR DSP design flow. As a result, some previous
works on comparative tool surveys employ loosely defined comparison criteria, which in turn affect the objectivity
of the results. However, development of a complete specification of an ideal high-level FPGA-based SDR DSP de-
sign flow is beyond the scope of this dissertation. We only provide a description that will be sufficient for defining
the objective tool evaluation criteria in Chapters 5 and 6.
Chapter 5, Evaluation of High-Level Tool-Flows for Implementing SDR DSP on FPGAs, presents a com-
parative evaluation of the capabilities of Migen and MyHDL high-level design tools to streamline the process
of developing SDR DSP on FPGA platforms. Each of the tools is evaluated against the ideal tool-flow system
requirements according to four main categories: specification, validation and verification, code generation and
implementation. A simple bandpass FIR filter waveform is designed and implemented, using each tool in order
to gain hands-on knowledge of the capabilities of the tools, beyond what is said concerning them in the literature.
The gaps and strengths identified in each tool are discussed. The generated RTL implementations are synthesized
and compared in terms of timing and logic utilization performance metrics.
Chapter 6, Evaluation of High-Level Tool-Flows for Implementing SDR DSP on GPUs, presents a comparative
evaluation of the capabilities of OpenCL and CUDA to streamline the process of developing SDR DSP on GPU
platforms. Each of the tools is qualitatively evaluated against the ideal tool-flow system requirements grouped into
four main categories: specification, validation and verification, code generation and implementation. A simple
bandpass FIR filter waveform is then implemented, using each tool in order to gain hands-on knowledge of the
capabilities of the tools, beyond what is said concerning them in the literature. The gaps and strengths identified in
each tool are discussed. The two implementations are profiled and compared in terms of running time and power
consumption performance metrics.
Chapter 7, Conclusions and Future Work, concludes the dissertation and outlines recommended future work.
In this dissertation a comparative study of high-level tool-flows for rapid prototyping of SDR DSP operations
on FPGAs and GPUs has been presented. Migen and MyHDL were studied under FPGA-based tool-flows and
OpenCL and CUDA were studied under GPU-based tool-flows. A systematised specification of an ideal high-level
SDR DSP tool-flow has been developed and used as a criteria to qualitatively evaluate the features of the tools. In
addition, a FIR filter case study was implemented in each of the tools and used to study and compare the tools in
terms of design productivity and design performance.
CHAPTER 2
LITERATURE REVIEW
The aim of this dissertation is to conduct a comparative study of high-level tool-flows. It specifically focuses on
tool-flows for the rapid prototyping of SDR DSP operations on FPGA and GPU platforms. The approach is, firstly,
to select the FPGA and GPU tool-flows that will be considered for the study. Secondly, to define the systematic
criteria and select a suitable case study SDR DSP application that will be used to compare the tool-flows.
In order to realise the approach and thereby achieve the objectives of this dissertation, a review of several concepts
and techniques that underlie this study is necessary and is summarised in Figure 2.1 and expanded in this chapter.
Section 2.1 presents a review of SDR technology that focuses especially on the architecture of a typical SDR
waveform and associated computational characteristics.
Since SDR DSP operations can be designed on various programmable hardware platforms, including one or a
combination of GPPs, DSPs, GPUs and FPGAs, a review of these platforms, especially their specific programming
architectures and programming requirements, is essential in order to define a more holistic comparison criteria for
the various tool-flows. Section 2.2 presents an architectural and design review of FPGA technology, while GPUs
are reviewed in Section 2.3.
An exhaustive study of all available high-level tool-flows falls beyond the scope of this dissertation. Instead, the
approach adopted in this dissertation is to select, from the current landscape of existing tool-flows, a few of these
for the comparative study. Therefore, it is necessary to introduce and review the high-level tool-flows landscape
in order to identify and briefly characterise the pool of existing tools from which we can choose (Section 2.4).
An up-to-date survey of the high-level tools and tool-flows currently available for digital signal processing and
specifically SDR is therefore presented in Section 2.5.
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Figure 2.1: Overview of the literature review showing the key concepts that underlie this dissertation.
2.1 SOFTWARE DEFINED RADIO
This high-level tool-flow study focuses specifically on the software defined radio (SDR) application domain. In-
vented a couple of decades ago, SDR is a technology that emphasizes the need for as many functions of a radio
system as possible to be defined in flexible hardware, as opposed to the traditional fixed hardware implementations
[3]. According to the Wireless Innovation Forum, one of the top ten most wanted innovations in SDR technology
are high-level techniques for the efficient porting of SDR DSP operations onto complex signal processing platforms
[43].
This section gives a brief historical background (2.1.1) of the SDR technology, reviews the main parts of a modern
SDR hardware architecture (2.1.2), discusses the general computational features and requirements of SDR DSP
waveforms (2.1.3), and ends with a brief review of the key modern computing processors (2.1.4) that are used to
provide the required flexibility for SDR functions.
2.1.1 Brief History of SDR Technology
Early wireless instruments were hardware defined: they were developed to support a fixed radio waveform format,
as enabled by the implementation hardware.
By the early 1990s, it became a challenge to keep up with the rapid technological advancements in wireless com-
munications, using the traditional hardware-defined radio architecture. Taking advantage of new radio protocols
by using the traditional radio architecture required the hardware to be redesigned, but this is both costly and time-
consuming.
The lack of interoperability between wireless equipment posed another challenge [44]. For example, a hardware-
defined wireless instrument that had been built to support a specific radio protocol could not interoperate with
equipment that was supporting a different protocol. An example of this occurred during the U.S. invasion of the
Caribbean island of Grenada in 1979, where the lack of a fully integrated and interoperable communication system
posed a major challenge to the invading forces. For example, the lack of coordination in respect of the use of
different radio frequencies prevented communications between Marines and Rangers of the U.S. military.
Consequently, in 1984, in an effort to address the limitations of the traditional hardware-defined radio architecture,
a team at E-Systems, Inc. (now Raytheon) built a digital baseband receiver, which they referred to as a “software ra-
dio”. This marked the first emergence of the software-defined radio concept. The receiver provided programmable
– 16 – Chapter 2 — Literature Review
interference cancellation and demodulation for broadband signals through the use of adaptive filters, along with
shared-memory multiple array processors.
In 1991, DARPA’s SPEAKeasy became the first military program that specifically required the physical layer
functions of a radio to be defined in software [45]. The goal of the SPEAKeasy program was to demonstrate a
single radio that could operate from 2MHz to 2GHz and support interoperability among multiple radio devices.
Moreover, to future-proof the radio hardware, the system was further required to support the deployment of new
wireless protocols and modulations. An architectural overview of the SPEAKeasy software radio is shown in
Figure 2.2.
Figure 2.2: Architectural overview of the SPEAKeasy SDR system (Image source: [45]).
Joseph Mitola independently reinvented the term “software radio” in 1991 to refer to a plan to develop a Global
System for Mobile communications (GSM) base station that would combine a digital receiver with E-System’s
digitally controlled communications jammers for a true software-based transceiver. The term “software defined
radio” is credited to Mitola, who published the first paper [13] on the topic in 1992; it refers to a class of radios
that can be reprogrammed and reconfigured via software.
2.1.2 SDR Hardware Architecture
A typical SDR hardware architecture (Figure 2.3) is a traditional hardware-defined super-heterodyne transceiver,
with as many operations as possible moved to programmable hardware devices. The architecture can be organised
into the following three main sections:
• Analog signal processing subsystem - Due to technological limitations, not all radio functions can be
moved to programmable hardware. The analog subsystem includes all the analog SDR hardware elements
concerned with capturing and processing the radio signals in analog form.
• Digitisation subsystem - The main goal of SDR technology is to perform as many radio operations as
possible in software on digital programmable hardware. The digitisation subsystem includes the hardware
elements required to convert radio signals from analog to digital and vice versa.
• Programmable digital signal processing subsystem - This subsystem concerns all the programmable hard-
ware devices used to implement the flexible operations of the SDR system.
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Figure 2.3: Software-defined Radio block diagram (Image adapted from: [46]).
The following subsections will review the radio frequency front-end subsystem (2.1.2.1), Analog-to-digital con-
verters (ADCs) (2.1.2.2) and digital-to-analog converters (DACs) (2.1.2.3), as well as at programmable digital
signal processing (2.1.2.4).
2.1.2.1 The Radio Frequency Front-End Subsystem
An ideal SDR system is required to implement all the radio operations digitally in flexible hardware. However,
due to technology limitations, this cannot yet be realized in practice. In practice, therefore, SDR systems consist
of the analog part in the form of the radio frequency front-end (RFFE) signal processing subsystem. The RFFE
includes analog circuitry responsible for reception/transmission of the carrier signal, and up/down-conversion of
analog signals to either passband or baseband respectively, or to an intermediate frequency (IF) [47]. The main
circuitry elements are:
• antennae for signal reception/transmission
• front-end filters and amplifiers for signal conditioning and
• front-end mixers for up/down conversion.
A brief description and review of these main RFFE elements is presented below. Although the RFFE comprises
radio operations that are practically difficult to implement flexibly on programmable hardware, various attempts
have been made, both in academia and industry, to develop new techniques and/or re-use existing ones to achieve
some degree of flexibility, even in the RFFE [3, 48]. In the case of antennae, smart wideband antenna technology
is a trend towards providing flexibility in signal reception/transmission for SDR systems. Further techniques,
which are used to develop other programmable RFFE modules, such as bandpass filters for channel selection, are
discussed too.
Smart Wideband Antenna Technology
An antenna is a key component of any radio system, including SDR systems. In basic terms, an antenna is a passive
device that converts an information signal (in a wired system) to electromagnetic waves that travel in space and
can be received by another antenna. The receiving antenna changes the received electromagnetic wave into an
electrical signal at its terminals, so that it can then be transformed into intelligible information by the receiver [49].
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Gain and frequency response are two key antenna parameters when designing an antenna. A fundamental trade-off
exists between the beam-width of an antenna and the gain: if the antenna is required to radiate uniformly in all
directions, then a low gain is achieved. Conversely, if the antenna is focused to radiate in one direction, a higher
gain can be achieved. For example, parabolic dish antennas have a relatively narrow beam-width and a high gain,
but must be directed at the communication partner. A group of identical non-directional antennas can be used to
emulate a directional antenna. The process of dynamically defining the required antenna radiation pattern falls in
the category of smart antennas [3].
Two main approaches are used to support a wide range of operating frequencies for an SDR antenna:
1. Wideband antenna - design the antenna to give reasonable performance over the entire frequency band.
2. Tunable antenna - design the antenna to give good performance over a narrow band, yet with support for
tuning over a wider frequency range.
Each of these two schemes has its own unique advantages and disadvantages. Neither of the two is better than the
other across all applications. For example, a cognitive radio that is required to monitor the spectrum and search for
available bandwidth needs to use a wideband antenna; once an available band is identified, a tunable antenna can
then be used to simplify the filtering requirements and improve quality.
Fundamentally, tunable antennas are based on the idea of selectively adding to and removing segments from an
antenna to achieve the desired antenna geometry, or including capacitors and inductors to achieve the desired reso-
nance frequency. The addition and removal of segments can be achieved by closing and opening switches between
them. The switches can either be made from micro-electro-mechanical systems (MEMS) or semiconductor de-
vices. For example, a wideband antenna capable of being tuned from 6.9 to 13.8 GHz, by using MEMS-based
microblowers to reconfigure the shape of the antenna, is reported in [50].
Programmable RF Modules
Besides the antennae, efforts are underway to design programmability into other key elements of the RFFE subsys-
tem too, especially in respect of the RF bandpass filters that are used for channel selection. The task of designing
fully programmable bandpass filters is a challenge that remains to be solved. Bandpass filters are used in both
transmitters and receivers to ensure good sensitivity and efficient channel usage. They are typically among the
most costly RF elements, and also provide the least flexibility. In SDR, flexible bandpass filters are achieved by
requiring the filters to be either electronically programmable or to be stacked to produce a filter bank [51, 52, 53].
2.1.2.2 Analog-to-Digital Converters (ADCs)
SDR systems hinge on analog-to-digital converters (ADCs) and digital-to-analog-converters (DACs). They pro-
vide a connection between the analog and digital parts of the chain in a wireless system. An ADC translates an
analog signal into a digital form by using a two-step process: sample-and-hold (S/H) and digital quantization.
The performance of the ADC is mainly limited by the noise from the S/H operation, and by the signal distortion
introduced in the quantization step [54].
ADC performance can be measured in terms of several metrics, including signal-to-noise ratio (SNR), sampling
rate, resolution and spurious-free dynamic range (SFDR). Resolution is defined in terms of the effective number
of bits (ENOB). ENOB measures the effective performance of an ADC compared to that of an ideal ADC, in the
presence of noise and distortion. Specifically, the effective resolution of an ADC is the actual resolution (in terms
of number of bits) that remains after reduction in the nominal ADC resolution, due to both noise and distortion.
SFDR is a measure of the available ADC dynamic range, without taking into account interference and distortion
due to spurious noise. The three most commonly used ADC performance parameters are resolution, sampling rate
and power dissipation. These parameters are typically combined to create two common figures-of-merit, which are
defined in Equations 2.1 and 2.2 below [54].
P = 2B ∗ fs (2.1)
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F =
2B ∗ fs
Pdiss
(2.2)
Where B is the ENOB, fs is the sampling rate, and Pdiss is the power dissipation. P evaluates the combined
performance due to resolution and speed, whereas F evaluates power efficiency in terms of speed and resolution.
Most modern ADCs can be grouped according to their respective architectures. Each ADC architecture is best
suited for a specific area of application, with certain ranges of resolutions and sampling rates [54]. There are
six main types of architectures for modern ADCs: flash, half-flash, folding, successive approximation register
(SAR), pipelined and sigma-delta [54, 55]. Figure 2.4 shows a performance overview in terms of resolution
versus sampling rate of ADC devices over the period 2010-2018. From the graph, it can be seen that ADC speed
is inversely proportional to effective resolution. The performance of the various ADC architectures in terms of
resolution and speed is presented in [54].
Figure 2.4: ADC performance (2010-2018): ENOB versus sampling frequency [56].
2.1.2.3 Digital-to-Analog Converters (DACs)
As shown in Figure 2.3, a digital-to-analog converter (DAC) is an essential part of every SDR transmitter chain. It is
an electronic circuit that is used to perform the reverse function of an ADC – that of converting a digital signal into
an analog form. A knowledge of the inner workings of a DAC device is not necessary when choosing tool-flows
and developing SDR DSP applications. However, different SDR applications do have different DAC requirements
and therefore a knowledge of the key metrics used to characterise the performance of DACs is essential to an SDR
designer [49, 50]. There are several DAC architectures and their suitability for particular applications is determined
by specific figures of merit, including: resolution, maximum sampling frequency and dynamic range. DACs are
easier to design than ADCs and their architectures generally mirror those of ADCs [3].
2.1.2.4 Programmable Digital Signal Processing
The programmable DSP subsystem of an SDR system consists of all radio operations that can be implemented
in software, on a variety of flexible hardware platforms, including GPUs, DSPs, multicore GPPs and FPGAs.
Especially in relation to this subsystem, there is an increasing need for improved programming methodologies
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that can facilitate the efficient porting of SDR operations to the various hardware platforms [43]. Therefore, it is
necessary to review these subsystem, focusing especially on the representative DSP operations and their processing
characteristics, in order to identify and formulate sound tool-flow comparison criteria, to choose an appropriate case
study application and, more generally, to study the different tools in relation to rapid prototyping of SDR DSP.
The programmable DSP subsystem of an SDR system can be grouped into digital front-end (DFE) and digital
baseband. The front-end comprises all digital functions that are used to select and translate a desired signal to
baseband and vice versa. The digital baseband covers all signal processing performed at baseband level. Both the
DFE and digital baseband modules are reviewed below.
Digital Front-End (DFE)
The DFE performs all signal processing operations at IF, immediately after the ADC in a receiver chain, and
immediately before the DAC in a transmitter chain. The specific implementations might differ across SDR imple-
mentations, depending on design goals, but generally, the two functions of the DFE are digital down-conversion
(DDC) and digital up-conversion (DUC).
Digital Down converter (DDC) The role of a DDC is to convert a digitised signal to a lower frequency signal in
order to simplify the subsequent radio stages. The architecture of a typical DDC is shown in Figure 2.5. Generally,
the DDC consists of three main components: a direct digital synthesiser (DDS), a filter and a down-sampler (which
may be built into the filtering module) [57].
Figure 2.5: Generic architecture of a digital down converter (DDC). Key components consisting of a filter, mixer
and vector sinusoid generator (e.g DDS) are shown [57].
Digital Up converter (DUC) The function of a DUC is to move one or more signals from baseband to passband
in preparation for wireless propagation to a next communication partner through an antenna. Figure 2.6 shows
a generic architecture of a DUC. Typically, the passband signal consists of information bearing carrier signals
located at one or more radio frequencies (RF) or intermediate frequencies (IF ). The operation of the DUC entails
several tasks, including: interpolation, filtering and mixing. Interpolation is performed to raise the sample rate of
the signal. Filtering is used to shape the spectrum to the desired form, and mixing translates the baseband signal
to required carrier frequencies [57]..
Digital Baseband (DBB)
All SDR DSP operations that are performed at baseband fall under the digital baseband subsystem. The digital
baseband subsystem of a SDR waveform can be generalised into three main stages: filter, modem and codec [58].
For example, in a receiver, these stages implement the final signal processing functions at baseband level that are
necessary to extract and make sense of the actual communicated information for rendering on an output device.
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Figure 2.6: Generic architecture of a digital up converter (DUC). Key components comprising of a filter, mixer
and vector sinusoid generator (e.g DDS) are shown [57].
Filter stage Filters are required in transmitters and receivers at the digital baseband stage in order to select
the correct band. For example, filters such as root-raised cosine and finite impulse response (FIR) filters are
used. Given their high computational density, their regularity, and the commonality among the various algorithms
involved, full programmability would add insufficient value to compensate for the additional power consumption.
Therefore, for SDR implementations, configurable multi-standard filters are commonly used [59].
The FIR filter is the most common type of a software-defined digital filter, because of its excellent stability and
linear phase. A FIR filter is a significant processing unit in most modern SDR waveforms [60] and is used as one
of the case studies in most SDR hardware and software platforms studies [61, 62, 63, 64].
Modem stage The modem stage (also known as the “inner transceiver”) is the stage that differs most across
various wireless standards; it is responsible for signal conditioning, which involves operations such as rake recep-
tion, correlation, synchronization, fast Fourier transform (FFT), interference cancellation and so forth. The stage
is further diversified by the ongoing evolution of modulation schemes and wireless standards to increase perfor-
mance and throughput. It is at this stage that vendors distinguish themselves by differentiating their products from
those of their competitors, improving performance by improving the algorithms. At this stage, performance can
be gained or lost through choice or optimization of the right or the wrong algorithms. Since this is the part that
is most affected by various wireless standards and implementations, the modem stage should be kept flexible by
making it highly programmable [58, 59].
Codec stage The codec stage is also called the “outer transceiver”; it performs a variety of functions, includ-
ing: (de)multiplexing, (de)puncturing and (de)interleaving, and uses a variety of channel codecs (e.g. convolution,
Turbo, Reed-Solomon, Viterbi). The performance of the majority of the functions involved at this stage is in-
fluenced by standard algorithms, and thus there is little differentiation among the various vendors. The stage
comprises standard operations, which are generally similar among different wireless standards and have high pro-
cessing requirements. Therefore, flexibility is not an essential requirement for the codec stage, and is therefore
commonly implemented in ASIC chips [58, 59].
2.1.3 SDR DSP Waveforms Functionality Characteristics
Generally, DSP operations can be characterised as computationally demanding, highly parallel and data indepen-
dent, and at times possessing very low arithmetic requirements [65]. It is necessary to understand these character-
istics properly in order to estimate their influence accurately in using high-level tool-flows to map DSP operations
onto processing architectures, such as FPGAs and GPUs.
A FIR filter example is used in this subsection to discuss the key characteristics of SDR DSP applications in terms
of their computational complexity, parallelism, data independence and arithmetic requirements. An understanding
of these characteristics is essential in order to define meaningful evaluation criteria for studying the capabilities of
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tools to streamline the development of SDR DSP operations.
2.1.3.1 Computational Complexity
DSP operations can exhibit high levels of computational complexity. Table 2-complexity-sdr-kernels shows the
computational complexity expressions for several common SDR DSP operations for both real and complex input
where for matrices operations, the matrices are of dimensions mxn and nxp, for FFT the size is n, and the vectors
are of size n. For example, consider the N-tap FIR filter algorithm shown in Equation 2.3. The operations show
that a0 must first be multiplied with xk, then the product of a1 with xk−1 should be computed, to which it must
be added, and so on. With the tap size of n, this implies that the FIR filter operation requires n products and n-1
summations in order to compute yk, as shown in Equation 2.4 below.
yk =
n−1∑
i=0
aixk−1 (2.3)
yk = a0xk + a1xk−1 + a2xk−2 + ...+ ak−1xk−n+1 (2.4)
Given that another computation starts when the next sample arrives, the number of operations required per cycle
is fixed at 2N per sample. For implementation on a processor, taking into account the additional cycles due to the
load/store cycle, the effective processing speed requirement could be 6N per sample.
Considering an audio application with a sampling rate of 48 KHz, a 128-tap filter will need 36.9 Mega samples per
second, which might seem realisable for some technologies, but for image processing operations with sampling
rates such as 8.5MHz, the speed requirement sky-rockets and results in processing rates of 10 gigasamples per
second (GSPS) [65].
Table 2.1: Computational complexity of common SDR DSP kernels.
SDR DSP Coding effort
Kernel Real Input Complex Input
Matrix-matrix multiplication 2mnp 5nlog2n
Fast Fourier transform
5
2
nlog2n 5nlog2n
Forward or back substitution n2 4n2
Eigenvalue decomposition: eigenvalues only
4
3
n3
16
3
n3
Eigenvalue decomposition: eigenvalues and
eigenvectors
9n3 23n3
Finite impulse response filter n2 − n 4n2 − 4n
2.1.3.2 Parallelism
DSP algorithms are generally inherently suited to parallel processing [66]. This can be seen with the FIR filter
operation described in Equation 2.3; the FIR operation can either be executed sequentially on a sequential processor
or in parallel on a parallel processor as illustrated in Figure 2.7. For parallel processing, each element in the figure
is implemented as a hardware processing unit and therefore for a 128-tap filter, 128 registers for delay elements,
128 multipliers for computing the products and an 128-input addition will be required.
In this scheme, we have the required hardware configuration to process a single round of the operation in one
sampling period. A parallel platform with high degree of concurrency and sufficiently large memory storage
capability will be able to handle this computation within the necessary time budget [65]. Examples of parallel FIR
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filter implementations on the FPGA and GPU are reported in [67] and [63] respectively.
Figure 2.7: Simple Parallel Implementation of a FIR filter [65].
2.1.3.3 Data Independency
Data independence is one of the key requirements for efficient parallel implementation of operations. It makes it
possible for computations to be ordered in order to reduce memory and data storage requirements and to increase
processing speeds by taking advantage of the available hardware resources on a parallel computing platform. For
example, consider below, the following N rounds of the FIR filter operation described in Equation 2.4 above:
yn = a0xn + a1xn−1 + a2xn−2 + ...+ aN−1xn−N+1 (2.5)
yn+1 = a0xn+1 + a1xn + a2xn−1 + ...+ aN−1xn−N+2 (2.6)
yn+2 = a0xn+2 + a1xn+1 + a2xn + ...+ aN−1xn−N+3 (2.7)
yn+N−1 = a0xn+N−1 + a1xn+N + a2xn+N+1 + ...+ aN−1xn (2.8)
It is obvious from the equations that each of the N computations require the xn data. The entire calculation
consisting of the N computations can be performed, such that N simultaneous calculations are carried out for yn
, yn+1 , . . ., yn+N−1, by using xn and therefore removing any need to keep it. This scheme presents a new
requirement to keep intermediate accumulator values. This presents the algorithm designer with several different
approaches of optimising the algorithm, given specific design constraints, such as speed, resource utilization (for
FPGA implementations) and power consumption [65].
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2.1.3.4 Arithmetic Requirements
Generally, different DSP applications and technologies have different arithmetic requirements, including precision,
fixed-point vs floating-point processing and so on. Word length is commonly used to characterise the arithmetic re-
quirements of DSP operations. In many DSP applications, the requirement of internal precision can be significantly
minimised by constraining the word length requirements of the input data. This is defined by the resolution of the
A/D device. The internal word length can be reduced, depending on the kind of calculations required. The low
arithmetic requirement is key, especially for FPGA designs, since most FPGAs do not support dedicated floating-
point flexibility as yet. The reduced word length implies small memory requirements, high speed implementations
because adder and multiplier speeds are determined by input word lengths and smaller area. Therefore, there have
been significant efforts in determining largest word lengths [65].
2.1.4 Programmable DSP Hardware for SDR
The four main computing processors that are used to implement flexible functions of a SDR system are digital sig-
nal processors (DSPs), general purpose processors (GPPs), field programmable gate arrays (FPGAs) and graphics
processing units (GPUs). Each of these devices differ in terms of their level of re-configurability, development
cycle, cost and performance (Figure 2.8) best suited for different SDR functions. A good understanding of these
platforms and their programming requirements will be beneficial in specifying requirements for the ideal high-level
tool-flow for mapping SDR operations onto these devices.
2.1.4.1 GPP
A general-purpose processor (GPP) is generally called a central processing unit (CPU) and is like the processor
that typically powers personal computers. GPPs are designed to perform a widest possible range of operations
including file processing, web browsing, multimedia display, networking, scientific computations, etc. The generic
architecture of these devices makes it impossible to optimise them for specific application domains. GPPs are
designed to perform well in fixed and floating-point arithmetic and control-oriented functions such as branching
and logic. Therefore, they are suitable for implementing most of the functions of the SDR programmable DSP
subsystem, beginning with the physical layer up to the protocol and network stacks [3].
GPPs provide the easiest and most mature development methodology. The largest number of programmers is con-
versant with GPP languages such as C, C++ and Java and development tools. The tools provide high software
portability among GPPs from various vendors. GPPs support a wide range of operating systems (OS), from full
fledged graphical interfaces such as MS Windows to light real-time options such as FreeRTOS. The OS provides
a well-defined abstraction layer that facilitates development of portable software. However, unless real-time oper-
ating systems (RTOSs) along with predictable GPP devices, are used when appropriate, usage of standard general
purpose OS makes software execution on a GPP unpredictable. It is important to note however that not all real-
time applications such as in SDR require an RTOS. For example, for a software-defined TV recorder, the input data
might be sampled at say, 10MSps and to avoid frame loss, must be processed at that rate or more. Received and
decoded data is stored on disk. This way, the application is clearly real-time. However, there is no hard constraint
on when a particular frame is saved to disk. As long as the input buffers are large enough, the software can run on
a non- real-time OS. [3].
Multi-core architectures of GPPs can enhance processing performance by executing multiple operations in parallel
[47].
2.1.4.2 DSP Processor
A digital signal processor (DSP) is a microprocessor with an architecture optimised for the fast processing re-
quirements of digital signal processing. The optimisations are performed at different architectural levels including
hardware and software. DSPs provide excellent support for multiply-acculate (MAC) and fused multiply-add
(FMA) operations which are used extensively in many DSP algorithms. Further, they are typically streamlined
for data streaming operations and use optimised memory schemes that allow them to load instructions or data si-
multaneously. Transistors that a GPP uses for complex cache and peripheral interfaces are typically eliminated to
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reduce power consumption. DSPs generally out-perform GPPs in terms of power efficiency. DSPs are best suited
for datapath-oriented operations such as filtering and Fast Fourier transform (FFT) rather than control-intensive
tasks such as the protocol stack. In practice, a typical DSP-based SDR platform would use a DSP with a GPP to
implement the protocol stack [3, 47].
The DSP development environment is generally more complex than that for a GPP. DSPs provide a significantly
limited OS support. High-level development tools, especially C/C++ compilers, are supported for most DSP, but
performance critical applications are generally implemented in assembly. If there is an OS requirement, a real-time
OS is almost always used. To achieve optimal application performance from a DSP, the developer must be very
familiar with the internal architecture of the device. DSPs are used extensively in software-defined cellular base
stations and in radios that require low power and have modest data rate requirements [3].
Figure 2.8: Trade-off between reconfigurability and development time for FPGA,ASIC, DSP, GPP, and hybrid
GPP/FPGA-centric SDR architectures [47].
2.1.4.3 FPGA
An FPGA is a microchip that is designed to be configured after manufacture. It provides a pre-defined dense
infrastructure of logic elements, which can be configured, multiple times, by means of user software to implement
various digital circuits. The architecture of an FPGA is shown in Figure 1.3. It is a highly dense and parallel
structure consisting of configurable logic blocks (CLBs), programmable interconnect infrastructure, programmable
input/output blocks (IOBs) and various specialised extending logic blocks (e.g. memory and DSP blocks). The
CLB is the basic logic unit of an FPGA. The programmable interconnect routes digital signals between CLBs,
and to and from the IOBs, which interface the FPGA with the external environment. Modern FPGA devices
embed dedicated functional blocks, such as DSP slices, transceiver circuitry and hard microprocessors within the
FPGA logic fabric to save on the usage of logic cells, and to improve design performance and productivity. For
example, Xilinx’s Virtex 7 FPGA provides 2 million logic cells, together with 96 built-in multi-gigabit transceivers
at 28.05Gbps and 1,200 I/O pins [68, 69].
FPGAs can be classified into three types based on the configuration scheme they support: SRAM, flash and anti-
fuse. On one hand, SRAM and flash FPGAs use volatile static memory and non-volatile cells respectively to
store the configuration data. On the other hand, anti-fuse FPGAs use unique one-time-programmable chemical
switches. A more detailed review of these three FPGA configuration technologies is presented in Section 2.2.1.
Generally, mostly SRAM-based FPGAs have been used in terrestrial and space SDR implementations. Flash
devices cannot meet the high signal processing requirements of modern SDR. FPGAs excel in high-speed datapath-
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oriented operations, but are not suitable for control-oriented operations. A soft or hard GPP microchip is often used
with the FPGA [70]. The GPP is then used to handle control-oriented processing [3, 47].
The FPGA’s development flow and environment vary greatly from those used for DSP and GPP. It is complex and
suffers from relatively lowest developer productivity. The traditional FPGA development flow was presented in
Section 1.1.2.3. Section 2.2.4 provides a review of modern high-level development methodologies and tools that
are aimed at stream-lining the FPGA’s design flow.
2.1.4.4 GPU
Graphics processing units (GPUs) are complex evolving processing technologies that deliver high computational
power at relatively low cost. GPUs were originally made for handling computer graphics processing. However,
as the chips evolved in both complexity and computational power, it was discovered that they could also be used
efficiently to perform high-performance scientific computing applications that were traditionally handled by the
central processing unit (CPU). Therefore, GPUs are presently used in various applications, apart from 3D compu-
tations, including SDR DSP, bioinformatics, computational finance and cryptography, using a technique known as
general purpose computing on graphics processing units (GPGPU) [3, 52].
Architecturally, a GPU is basically a dense array of floating-point multipliers with efficient memory access. In fact,
a GPU can be regarded as a very specialised DSP. Much of the physical layer functions of an SDR can be defined as
a linear chain of arithmetic operations and thus can be efficiently implemented on a GPU. In terms of performance,
a GPU outperforms a DSP and a GPP by factors of at least 5 and 3 respectively, on selected datapath-intensive
operations. In terms of theoretical peak performance, GPUs are more efficient than DSPs and GPPs but provide a
difficult programming environment [71, 72]. Section 2.3.1 provides an expanded review of the GPU architecture
and in Section 2.3.3 a review of modern GPU development methodologies is presented.
2.2 FIELD PROGRAMMABLE GATE ARRAY
Despite their high associated programming cost, FPGAs are gaining popularity in SDR prototyping. Given that
they are also one of the target implementation platforms that this study focuses on, it is necessary to have a suffi-
ciently deep knowledge of their programming hardware architectures (2.2.1) and routing architectures (2.2.2); we
also give examples of existing FPGA-based complete SDR platforms (2.2.3), as well as programming methodolo-
gies and tools (2.2.4).
2.2.1 Programming Architecture
Modern FPGA devices are based on one or a combination of three main programming technologies: SRAM, flash
and antifuse[68]. The kind of FPGA programming mechanism used can affect the ultimate quality and usefulness
of FPGA applications. Knowledge of an FPGA’s programming technology is essential in the design and evaluation
of device-dependent implementation tools, such as place and route. The main FPGA programming architectures
and their relation to tool-flow design are reviewed in this subsection. A review of these can contribute in the
formulation of an ideal criteria for high-level tool-flow for development of SDR DSP applications.
2.2.1.1 SRAM-based Programming Technology
SRAM-based FPGAs store the FPGA’s configuration data in static memory cells, which are distributed throughout
the FPGA’s logic and routing fabric. SRAM memory consumes low power, and is reliable and simple to implement.
This is because, unlike dynamic random access memory (DRAM), SRAM does not require a refresh circuit, but
instead exhibits data remanence. The SRAM cells are used to program the routing interconnect of FPGAs and the
configurable logic blocks, which implement logic functions. Since SRAM is volatile, SRAM-based FPGAs must
be configured upon power up. A typical SRAM cell (see Figure 2.9) is built from six transistors. A single bit is
stored in four transistors, which form two cross-coupled inverters. The cell has two stable states, which are used
to denote 0 and 1.
SRAM is the most commonly used FPGA programming technology. This is because, compared to other tech-
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Figure 2.9: SRAM cell [69].
nologies, SRAM offers excellent re-programmability, energy efficiency and higher speed at smaller geometry.
Conversely, although it is commonly used, SRAM-based programming technology does have several disadvan-
tages. An SRAM cell is built from six transistors, compared with two for flash and one for antifuse. This makes
SRAM expensive due to its high transistor count and effective large area requirement. In addition, since SRAM
cells are volatile in design, external storage devices such as PROM are required to provide permanent storage of
the FPGA’s configuration bitstream. This requirement for additional devices increases the cost and area overhead
of SRAM-based FPGAs [69].
SRAM is included in FPGA chips such as the Cyclone, Stratix series of Altera and Spartan, Virtex series of Xilinx.
2.2.1.2 Flash Programming Technology
Besides SRAM, FPGAs can also be configured through flash-based programming technology. Flash-based FPGAs
are a combination of FPGAs with internal flash memory. Flash is a popular non-volatile type of memory developed
from electrically erasable programmable read-only memory (EEPROM) in the early 1980s at Toshiba. As early
as the late 1990s, Actel developed the first industrial flash-based FPGA, ProASIC, intended for space applications
[61]. Among others, one of the key features of flash that led to it being considered as a programming technology
for the ProASIC FPGA, was its ability to offer reprogrammability without sacrificing non-volatility, as does an
SRAM-based FPGA. Flash-based FPGAs consume less power, do not require an external configuration device and
are much less susceptible to radiation effects such as single event upset (SEU).
One major drawback of flash programming technology is that, unlike SRAM, flash-based FPGAs cannot be re-
configured an infinite number of times. A buildup of charge in the oxide over time makes it difficult to erase and
re-program the FPGA. In addition, flash-based programming technology is not based on standard complementary
metal-oxide-semiconductor (CMOS) processes. Examples of modern flash-based FPGA families include Igloo
and ProASIC3 from Actel.
2.2.1.3 Antifuse Programming Technology
Antifuse is the simplest FPGA programming technology, when compared to SRAM and flash. An antifuse is the
opposite of a fuse; it consists of two terminals, such that the unprogrammed state of the terminals link represent
a logic zero; when a voltage is applied between them, the antifuse blows, producing a connection of low resis-
tance, which represents a logic one. The connection created between the antifuse terminals is permanent and thus
antifuse-based FPGAs do not support re-programmability [15, 16].
Advantages of antifuse programming technology include small area usage, lower resistance and non-volatility.
However, there are also significant disadvantages associated with antifuse technology. It is not based on standard
CMOS processes and it cannot be reprogrammed. Examples of antifuse-based FPGA devices include Axcelerator
by Actel [15, 16].
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2.2.2 Routing Architectures
FPGA devices use either island-style or hierarchical routing of logic elements to produce a complex design. Each
of these routing styles has different benefits and downsides, and can also affect the performance of a development
tool. An understanding of these different routing styles is necessary, as the FPGA routing style influences the
design of the implementation tools.
2.2.2.1 Island-Style Routing Architecture
A typical island-style FPGA, shown in Figure 2.10, consists of logic blocks ordered in a two-dimensional mesh
with interconnect infrastructure equally distributed throughout the mesh. IOBs are also linked to the programmable
interconnect network. The routing infrastructure consists of wire segments and configurable switches that are
connected in two-dimensional channels between the logic blocks [69].
Figure 2.10: Island-style routing FPGA architecture showing configurable and embedded logic blocks as islands
in a sea of routing interconnect [15].
The majority of SRAM-based FPGA platforms are based on the island-style routing architecture. This has number
of advantages. Because different length interconnect wires are located near logic blocks, it is possible to perform
efficient wiring for a variety of design net lengths. In addition, the physical layout of the architecture allows for the
easy creation of regular logic tiles and FPGA arrays. Due to the regularity, hardware properties, such as minimum
interconnect delays between logic blocks, can be quickly estimated [69]..
2.2.2.2 Hierarchical Routing Architecture
The majority of FPGA designs manifest a locality of connections; in other words, they exhibit hierarchical assign-
ment and interconnection of wires between logic blocks. The hierarchical FPGA routing style takes advantage
of this locality by organising the CLBs into clusters, which are interconnected to create a hierarchical structure.
Interconnections between CLBs that make up a cluster are done through segments of wires at the first hierarchy
level. For blocks located in different clusters, connections are made by traversing several hierarchical levels. The
bandwidth of a signal within the FPGA varies depending on the level of hierarchy. Generally, it is broadest at the
highest level. Examples of FPGA families that are based on such a hierarchical routing architecture include Altera
Flex10K [73], Apex and ApexII architectures [69]..
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Figure 2.11: Hierarchical FPGA routing architecturecite (Image source [15]).
2.2.3 FPGA-based SDR DSP Platforms
A comprehensive list of FPGA-based SDR platforms is presented in [47]. Three of these platforms, Reconfigurable
Hardware Interface for computiNg and radiO (RHINO), Reconfigurable Open Architecture Computing Hardware
(ROACH) and Ettus Universal Software Radio Peripheral (USRP), are reviewed in detail in this subsection.
2.2.3.1 RHINO
RHINO is an open hardware, FPGA-based computing platform that was developed at the University of Cape Town,
with the goal of providing a hardware platform for both embedded systems education and FPGAs that would be
easy to use, easy to learn, and affordable to a broad audience [70, 74].
The architecture of the RHINO platform is shown in Figure 2.12. The architecture is divided into three main
components: the control processor, the FPGA, and monitoring and management. The function of the control
processor is to configure and supervise the FPGA. An ARM Cortex microcontroller is used as the control processor.
The FPGA subsystem is in the form of a Spartan 6 FPGA, which provides logic resources for implementation of
various SDR DSP operations, including DDC, DUC and different modulators and demodulators. Spartan was
selected because, when RHINO was being designed in 2010, it was found to be the cheapest and best performing
option, using tools with which the RHINO design team and industry partners were familiar [70].
RHINO was intended to be a cheaper platform than ROACH and Berkeley Emulation Engine 1 (BEE1) or 2. It
is architecturally essentially equivalent to ROACH but with lower-cost FPGAs. It also provides a range of power
meters that enable direct power measurement for various modules, including the FPGA, as opposed to relying just
on ISE report for power measurement. The power meter chips increase the unit price by about 100 to 200 Dollars
which renders the platform less affordable, but it was a design compromise due to the research benefits provided
by the meters.
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Figure 2.12: Architecture of RHINO FPGA-based SDR platform [75].
2.2.3.2 ROACH
The Reconfigurable Open Architecture Computing Hardware (ROACH) is a signal processing platform designed
by CASPER for SKA-SA, primarily for radio astronomy applications. It is built into a 1U ATX computer format
and, as shown in Figure 2.13, hosts a Xilinx Virtex 6 FPGA and a PowerPC CPU [76]. The FPGA serves as a
processing element, while the CPU manages the board and provides an interface to the FPGA’s memory-mapped
bus. ROACH2 has two Z-DOK expansion connectors that are typically used to connect to ADC cards. It provides
a maximum of 80 Gbps of bidirectional digital interface capacity.
A custom tool-flow, MSSGE, which consists of MATLAB Simulink and System Generator, is used to facilitate
waveform design, debug and deployment on the platform. An alternative open-source and thus more cost-effective
tool-flow for the platform is presented in [77].
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Figure 2.13: ROACH FPGA-based SDR platform architecture [78].
2.2.3.3 Ettus USRP Platform
Universal Software Radio Peripheral (USRP) is a range of software-defined hardware platforms developed by Ettus
Research that target a wide spectrum of wireless applications from DC - 6.0GHz. The platforms are categorised into
four main classes: the Networked (N)-series, the Bus (B)-series, the Embedded (E)-series, and the X-series. The
X-series is a family of high-performance platforms for development of next generation wireless communications
systems [47].
The N- and X-series family of platforms consists of an FPGA processor motherboard that is connected to several
daughter-boards by high-speed ADCs and DACs. Figure 2.14 illustrates the architecture of one of the N-series
platforms, the USRP N-210. The frequency range and bandwidth capabilities supported by the boards are DC-6.0
GHz and 10–160 MHz respectively, which makes it possible to have flexible analog front-end circuitry for different
applications [47].
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Figure 2.14: USRP N210 FPGA-based SDR platform architecture [79].
Control processors for the configuration and control of USRP FPGA processors can either be in the form of GPPs,
softcore processors deployed on the FPGA or embedded Systems on Chips (SoCs) processors such as ARM,
which allow portable SDR solutions. For example, for the X, N and B-210 platforms, the signal processing FPGA
is controlled by means of a host GPP through external high-speed data bus connections. Transceiver architectures
are differentiated across daughter-boards while ADC, DAC speeds and resolutions vary across different models of
the USRP series [47].
USRP platforms are compatible with a wide variety of development tools, including GNU Radio, LabView and
Mathworks, through the USRP-Hardware-Driver (UHD) application programming interface (API) [80, 47].
2.2.4 High-Level Programming Tools
This subsection reviews a few representative high-level FPGA programming tools. A comprehensive survey of
existing high-level FPGA tools is shown in Table 2.2. The survey provides a pool from which specific tools will
be selected for comparative evaluation in Chapter 5.
2.2.4.1 MyHDL
MyHDL [20] is a free and open-source Python package developed by Jan Decaluwe that makes it possible for
Python to be used to as a hardware description and verification language. Like the Migen Python toolbox [81],
the goal of MyHDL is to streamline the conventional HDL-based hardware design methodology by empowering
hardware designers with the rich elegance and simplicity of the high-level Python language. With MyHDL, hard-
ware designers can use Python code to model, verify and automatically convert their Python designs to Verilog or
VHDL for synthesis and implementation, using a traditional design flow [82].
MyHDL supports high-level modeling of digital hardware designs using the Python programming language. It
is aimed at saving hardware designers from the difficult, time-consuming and error prone approach of modeling
hardware using traditional HDLs such as VHDL and Verilog by empowering them with the elegant and simple
modeling capabilities of the Python language.
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2.2.4.2 Migen
Migen [81] is a Python-based toolbox for automating, beyond the conventional HDL-based approach, the process
of building complex digital hardware. It is a product of the Milkymist laboratories (M-Labs), a company and
community that builds open hardware platforms and design solutions. Built upon the popular Python software
language, Migen design toolbox leverages the rich modern software design concepts in Python, such as object-
oriented programming and metaprogramming to allow designers to build digital hardware more simply, neatly
and productively. At the core of Migen’s infrastructure is the fragmented hardware description layer (FHDL) – a
formal hardware modeling system that replaces the dominant event-driven paradigm in conventional HDLs with
the “notions of combinatorial and synchronous statements” [83].
2.3 GRAPHICS PROCESSING UNITS
In addition to FPGAs, this study also focuses on GPUs as DSP platforms. GPU tool-flows are considered, firstly,
because GPUs, though originally designed for graphics processing, have been adopted significantly in other appli-
cations, including SDR DSP because of their attractive support for data-parallelism and floating-point arithmetic.
Secondly, GPU-based tool-flow studies reported in the literature have focused mainly on other application domains
to the exclusion of SDR. As explained earlier in the problem statement (1.2) and objectives (1.3) sections of this
dissertation, the objective of this study is to contribute to the literature by providing this missing yet important
comparison. Therefore, this section reviews GPUs, beginning with a description of the hardware architecture of
modern GPU chips in Subsection 2.3.1. Typical GPU-based SDR DSP hardware platforms and programming
frameworks are reviewed in subsections 2.3.2 and 2.3.3 respectively.
2.3.1 Hardware Architecture
Until the past few years, GPUs were primarily used for graphical operations, such as video and image editing,
accelerating graphics-related processing, etc. However, due to their massively parallel architecture, recent devel-
opments in GPU hardware and related programming frameworks have given rise to general purpose computing
on graphics processing units (GPGPUs). A GPU has a large number of processing cores (typically around 2500+
to date), in contrast to a multicore CPU, which has fewer (typically around 2+ to date). These cores are located
inside streaming multiprocessors (SMs). For example, the GTX Titan X device shown in Figure 2.15 has 28
SMs and a total of 3584 cores. In addition to the processing cores, a GPU has its own high throughput double
data rate type 5 (DDR5) memory, which is many times faster than a typical DDR3 memory. GPU performance
has increased significantly in the past few years compared to that of CPUs. Recently, NVIDIA has launched the
Tesla series of GPUs, which are specifically designed for high-performance computing. NVIDIA has also released
the CUDA framework, which made GPU programming accessible to all programmers without delving into the
hardware details. These developments suggest that GPGPUs are indeed gaining more popularity [23, 24].
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Figure 2.15: Architecture of the NVIDIA’s GTX Titan X GPU [25].
A GPU-based uplink detector for massive multiple-input and multiple-output (MIMO) SDR systems is presented
in [84]. The CUDA 7.0 Toolkit was used for design implementation, debugging and performance profiling. The
design achieves at least 250Mbps throughput with less than 4ms latency, by using two of the latest GPUs for
supporting a 128 x 16 antenna system, thus demonstrating the efficacy of GPU-accelerated massive MIMO SDR
systems.
The feasibility of using GPUs as baseband processors for supporting software-defined base-station functions to
achieve both real-time high-performance and high reconfigurability is reported in [72]. The whole OFDM RX
baseband chain, including frame synchronisation, carrier frequency offset correction, FFT and equalisation, de-
modulator and decoder were implemented on a GPU server. The server comprised of four NVIDIA GTX Titan
GPUs and a six-core 3.2GHz Intel i7-3930K CPU. Nsight Eclipse and the CUDA Toolkit were used to design,
debug and profile the implementation. The GPU-based implementation can not only achieve less than 3ms latency
and more than 50Mbps throughput for processing streaming frames in real-time, but it also offers software-defined
flexibility and scalability for supporting future wireless standards.
2.3.2 GPU-based SDR DSP Platforms
Unlike FPGAs, GPUs cannot operate alone in a SDR implementation environment. Rather, in its simplest config-
uration, a GPU works with a host GPP processor to manage its operations. Therefore, typical GPU-based SDR
platforms consist of either a GPU and a GPP, or a GPU, a host GPP and an additional accelerator, such as an FPGA.
This subsection reviews some examples of GPU-based SDR platforms under these two categories.
2.3.2.1 GPU with GPP
The GPU cannot work as a stand-alone processor (Figure 2.16); it needs the CPU to initiate and keep track of
kernel (functional program) execution [85]. Different bus standards are used to interface one or more GPU devices
to the host CPU. All devices from key GPU vendors support the peripheral component interconnect express (PCIe)
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bus.
Figure 2.16: CPU and GPU system architecture showing the interconnect bus [84].
A GPU-based SDR platform is used to accelerate MIMO uplink detection in [84]. A parallel GPU-based imple-
mentation of the Viterbi decoder is presented in [86]. The GPU-based SDR platform was a normal PC workstation
consisting of an NVIDIA 8800 GTX GPU. An implementation of a wideband high-performance channeliser on a
GPU-based SDR platform is reported in [87].
2.3.2.2 GPU with FPGA and GPP
CPUs, in addition to GPUs, are used in concert with FPGAs to build high-performance heterogeneous SDR plat-
forms. Each of these platforms possesses their own distinctive strengths, which make them suitable for the efficient
implementation of different algorithms of the SDR signal chain. CPUs are excellent for control-intensive tasks,
such as managing data transfer to and from both the GPU and the FPGA; GPUs offer very high data-parallelism,
whereas FPGAs provide hardware-like performance. Although combining the different computing processors into
one heterogeneous SDR platform improves the compute density and efficiency of the platform, it significantly
increases the complexity of programming methodologies and tools.
Li [72] reports on the implementation of a single-input single-output orthogonal frequency-division multiplexing
(OFDM) WiFi uplink system on a SDR platform, consisting of a CPU, a GPU server and an FPGA. Figure 2.17
shows the architecture of the GPU-based platform used and the associated design methodology.
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Figure 2.17: System architecture of the WARP GPU-based SDR platform [72].
2.3.3 High-Level Programming Tools
CUDA and OpenCL are the main high-level programming tools for GPUs. These two tools are briefly reviewed in
this subsection, and a survey of other high-level GPU programming methodologies is presented in Table 2.3.
2.3.3.1 CUDA
CUDA [27] is a parallel computing platform and application programming framework developed by NVIDIA for
general-purpose computing on NVIDIA GPUs. The architecture of NVIDIA GPUs consists of a scalable array of
highly threaded Streaming Multiprocessors (SMs). This is illustrated in Figure 2.15. CUDA provides a scalable
programming model and infrastructure that grants an application developer access to the GPU’s instruction set and
to several other parallel computing constructs for development and execution of kernels [27].
CUDA is aimed at enabling GPU designers to easily develop applications that clearly scale their parallelism in
order to take advantage of the increasing number of available processing cores. Further, the aim is to provide a
relatively simple programming model with a low learning curve, especially for C/C++ programmers.
In order to achieve this, CUDA has three key abstractions at its core – a hierarchy of shared memories, thread
groups and barrier synchronization. These are made available to the GPU programmer in the form of minimal
extensions to C/C++ standard languages. These abstractions hide the underlying low-level complexity of the GPU
hardware and yet allow the designer to transparently explore various granularities of data and thread parallelism in
applications. They enable the designer to easily divide the problem into chunks that can be handled independently
in parallel by thread blocks, and to divide each sub-problem chunk into finer granules that can be processed in
concert by all threads inside the block [88].
2.3.3.2 OpenCL
OpenCL (Open Computing Language) is an application programming interface and tool-flow developed to simplify
the process of writing programs for heterogeneous computing platforms. Heterogeneous platforms are systems
that use more than one kind of computing device in concert. Devices include a combination of GPPs, DSPs,
FPGAs and GPUs. The challenge of writing applications for heterogeneous platforms is that each of the processors
is typically parallel and has its own unique parallel programming model. Therefore, a heterogeneous system
programmer must be familiar with each of these. OpenCL lends itself to addressing this challenge and also provides
a scalable programming model that allows developers to transparently leverage the increasing levels of parallelism
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on heterogeneous architectures. OpenCL targets multi-core CPUs, DSPs, FPGAs and GPUs [89].
2.4 HIGH-LEVEL TOOL-FLOWS TECHNIQUES
In basic terms, in the context of digital systems, high-level design refers to modelling and hardware implemen-
tations of digital systems from a higher (above RTL) level of abstraction. High-level design is a very active area
of research under several key categories, including high-level modelling (2.4.1) and code generation techniques
(2.4.2). These techniques are also reviewed in this subsection.
2.4.1 Modelling
Functional specification and modelling of applications using high-level tools can be performed by using model-
based, algorithmic, or system-level languages and techniques.
2.4.1.1 Model-based
Model-based design is now an established approach to develop efficient solutions to complex engineering prob-
lems. In this method, complicated systems can be created by using mathematical models, which represent system
components and their interactions with their surrounding environment. These models have many applications in
the design process, including system simulation, stability analysis, and control algorithm design. By introducing
advanced, automated code-generation technology, another application of these models has become viable. These
models can furthermore be used as the input to an automatic code generation tool. Advanced, state-of-the-art code
generators can produce optimized, embeddable C source codes from these models [90].
2.4.1.2 Algorithmic
Typically, the specification for a new circuit is first described at a very abstract level. More particularly, relation-
ships between a set of inputs and a set of outputs are described using a set of computations. This is referred to as an
“algorithmic level” design or an “algorithmic specification”, and is often described using conventional computer
programming languages, such as, for example, C++.
2.4.1.3 System Level
In system-level modelling, a system is specified in such a way that there is no differentiation between software and
hardware parts. One generic model encompassing both is written. SystemC is a common system level specification
language.
SystemC is a set of C++ classes and macros, which provide an event-driven simulation kernel in C++, together
with signals, events, and synchronization primitives, deliberately mimicking the hardware description languages
VHDL and Verilog. While such languages are often used for RTL descriptions, SystemC is generally applied to
system-level modelling, architectural exploration, software development, functional verification, and high-level
synthesis. SystemC is often associated with Electronic System Level (ESL) design, and with Transaction-Level
Modelling (TLM) [18].
2.4.2 Code generation
In order to support mapping to standard implementation tools and interfaces, the automatic generation of imple-
mentation code is an important requirement of every high-level design tool-flow. Key techniques used in modern
high-level tool-flows are high-level synthesis and electronic system-level synthesis.
2.4.2.1 High-Level Synthesis
High-level synthesis (HLS) is a digital design mechanism that automatically maps a behavioural specification
to an RTL description. The mechanism was first proposed in the 60s to further automate electronic design and
increase productivity. However, it was only in the recent decades that chip designers have shown an interest in
HLS due to the exponential increase in design sizes and complexity, according to Moore’s Law. In principle,
Chapter 2 — Literature Review – 39 –
Ta
bl
e
2.
3:
St
at
e
of
th
e
ar
tG
PU
H
ig
h-
le
ve
ld
es
ig
n
flo
w
s.
L
ic
en
se
To
ol
B
y
A
pp
ro
ac
h
In
pu
t
Pl
at
fo
rm
sd
k?
co
m
pi
le
r?
pr
ofi
le
r?
Ye
ar
St
at
us
O
pe
n
so
ur
ce
O
pe
nC
L
K
hr
on
os
G
ro
up
de
vi
ce
-l
ev
el
A
PI
C
/C
++
G
PU
FP
G
A
G
PP
N
o
N
o
Y
es
20
09
A
ct
iv
e
O
pe
n
so
ur
ce
Py
C
U
D
A
A
nd
re
as
K
lo
ec
k-
ne
r
A
PI
bi
nd
in
gs
Py
th
on
N
V
ID
IA
G
PU
A
ll
N
o
Y
es
20
08
A
ct
iv
e
Pr
op
ri
et
ar
y
C
U
D
A
N
V
ID
IA
la
ng
ua
ge
in
te
gr
a-
tio
n,
de
vi
ce
-l
ev
el
A
PI
C
/C
++
N
V
ID
IA
G
PU
Y
es
Y
es
Y
es
20
08
A
ct
iv
e
Pr
op
ri
et
ar
y
D
ir
ec
tC
om
pu
te
M
ic
ro
so
ft
de
vi
ce
-l
ev
el
A
PI
C
/C
++
N
V
ID
IA
G
PU
Y
es
Y
es
Y
es
20
08
A
ct
iv
e
Pr
op
ri
et
ar
y
B
ro
ok
+
A
M
D
de
vi
ce
-l
ev
el
A
PI
C
A
M
D
G
PU
Y
es
Y
es
N
o
20
07
A
ct
iv
e
Pr
op
ri
et
ar
y
Pe
ak
st
re
am
Pe
ak
st
re
am
de
vi
ce
-l
ev
el
A
PI
C
/C
++
A
T
I
(A
M
D
)
G
PU
Y
es
Y
es
Y
es
20
06
In
ac
tiv
e
Pr
op
ri
et
ar
y
R
ap
id
M
in
d
R
ap
id
M
in
d
de
vi
ce
-l
ev
el
A
PI
C
++
N
V
ID
IA
G
PU
,
A
T
I
(A
M
D
)
G
PU
N
o
Y
es
N
o
20
04
In
ac
tiv
e
– 40 – Chapter 2 — Literature Review
modern HLS efforts are similar to earlier HLS efforts. As illustrated in the figure below, high-level synthesis
takes a behavioural description of a digital circuit along with performance goals from the user and automatically
transforms the specification into a structural RTL design, consisting of a datapath plus a control unit [91, 92, 93].
Figure 2.18 shows in detail the intermediate stages that are involved in high-level synthesis. A description of each
is given below:
• Compilation - of the source into an internal representation, usually a data flow graph with a control flow
graph.
• Transformations - of the internal representation into a form more suitable for high-level synthesis. The
transformations involve both compiler-like and hardware-specific transformations.
• Scheduling - assigns each operation to a time step. Scheduling is sometimes called control synthesis or
control step scheduling.
• Allocation (binding) - assigns each operation to a piece of hardware. It involves both the selection of the
types and quantity of hardware modules from a library and the mapping of each operation to the selected
hardware. Allocation is sometimes called data path synthesis or data path allocation.
• Generation - produces the design that is passed to logic synthesis and finite state machine synthesis. The
final design is commonly generated in an RTL language.
Figure 2.18: High-level synthesis design steps [94].
2.4.2.2 Electronic System-Level Synthesis
Electronic System-Level (ESL) design focuses on building electronic systems from a system-level specification
[85]. The system-level of abstraction is above the behavioural level and focuses on a complete system, with its
hardware and software parts. ESL compiles with the need for hardware and software co-design, while building
upon the legacy hardware design representation. Like HLS, ESL focuses on increasing design productivity to
keep up with the increasing complexity and density of modern designs. True ESL synthesis tools demonstrate the
ability to combine design tasks within one complete flow that can generate systems across hardware and software
boundaries from an algorithmic system specification [18].
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Figure 2.19: GNU Radio design flow architecture [1].
2.5 HIGH-LEVEL TOOL-FLOWS IN SDR
This section reviews existing high-level tool-flows that can be used for developing SDR DSP applications (2.5.1),
and reviews related past comparative tool-flow evaluation studies (2.5.2) and key standardisation work done with
regard to high-level design methodologies for SDR DSP (2.5.3).
2.5.1 Existing Tools
2.5.1.1 GNU Radio
GNU Radio [1] is a software toolkit for implementing software-defined radios on general purpose microprocessors.
The toolkit consists of an extensible library of communications and signal processing blocks, a graphical frontend
(GNU Radio Companion) for constructing SDR models, and a scheduler that manages model execution [95].
GNU Radio’s supplied performance-critical signal processing blocks are primarily implemented in C++. Python is
used to construct SDR application models by gluing multiple blocks together into signal flow graphs that implement
a designer’s desired functionality (e.g. FM receiver). Simplified Wrapper and Interface Generator (SWIG) is used
to provide an interface between Python and C++ blocks. Code generation is supported only for models specified
graphically, using the GNU Radio Companion (GRC) graphical tool. The GRC uses Cheetah templates to automate
generation of Python source code from graphical flow graphs. The generated Python code declares blocks, glues
them together and invokes the scheduler to manage execution of the user’s SDR application on a general purpose
processor. While the GNU Radio scheduler is data driven, it is complex and not based on any specific formal
models of computations for SDR implementation such as synchronous data flow (SDF) [95].
2.5.1.2 OptiSDR
OptiSDR is a domain-specific language and tool-flow aimed at facilitating development and implementation of
SDR applications on heterogeneous computing architectures, comprising GPPs, GPUs and FPGAs. OptiSDR is
planned around a simple but highly object-oriented programming structure. OptiSDR adopts Lightweight Modular
Staging (LMS), presented in Delite for a runtime code generation approach. The LMS framework provides to
Delite, and eventually upwards in the hierarchy to OptiSDR, a library of core components for building high-
performance code generators [63].
Delite uses LMS for code generation, hence OptiSDR builds upon the same underlying technique provided in
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the framework. LMS provides a library of core components for building high-performance code generators and
embedded compilers in Scala.
In Delite, code generators built using LMS include generators for C++, CUDA-C, OpenCL, and Scala. OptiSDR
possesses CUDA code generation for SDR constructs, such as vector/matrix data types (e.g., the DenseVector,
type), and test data generators such as sine, sum, and cos, that we used to implement our DSP algorithms and to
generate test data.
2.5.2 Past Tool-Flow Surveys
This sub-section presents related literature material that focuses on evaluation of high-level tool-flows for FPGA
and GPU platforms. The aim is to ensure that the various key aspects of the comparative study carried out in this
dissertation, such as tool-flow selection and evaluation criteria draw from a large body of work presented in related
tool-flow studies. Therefore, studies presented in this sub-section were selected based on their usage of high-level
tool-flows, type of test platform (must be either GPU and/or FPGA) and usage of clear comparison criteria. The
application domain was not a major deciding factor and thus surveys outside of the SDR domain are considered as
well as they can provide methods, techniques and concepts that can be re-used in a different domain.
A summary of the past comparative studies of high-level tool-flows is presented in Table 2.4. Most of the published
studies focus on FPGA platforms and GPUs are second on the list. In terms of the tools, FPGA-based studies cover
a wider variety of tool-flows than GPUs. The majority of the GPU studies are based on CUDA and OpenCL tool-
flows whereas FPGA-based studies focus mainly on tool-flows based on C/C++ or dialects thereof. No study is
reported in the literature that focuses on the Python-based tool-flows.
2.5.2.1 Performance Measurement
In [10], Bluespec and Catapult-C high-level design tools are quantitatively compared in the development of algo-
rithmic IP. The Reed-Solomon decoder is used as a case study. The tool-flows are compared in terms of produc-
tivity, area and performance metrics. Source lines of code (SLOC) are used for simple productivity measurement.
Synthesis process results, including number of look-up tables, flip flops, block RAMs and equivalent gate count,
were used for design area measurement, whereas maximum achievable frequency, throughput and data rate were
used as performance metrics. The study concludes that Catapult is suited for fast prototyping of hardware designs,
where fine-tuned performance is not a goal. Bluespec, in contrast, offers well-defined semantics that enable the
development of high-performance hardware, while keeping the benefits of high-level abstraction.
In [96], a performance comparison of CUDA and OpenCL is present, using complex, near-identical adiabatic
quantum algorithms kernels. The performance metrics used are: GPU operation time, end-to-end running time,
kernel running time and data transfer time. The study finds that CUDA out-performs OpenCL in terms of data
transfer performance. The execution of CUDA kernels was also consistently faster than that of OpenCL and, in
conclusion, the study recommends CUDA as a more suitable choice for applications with high-performance goals.
Different metrics are used to measure the quality of designs developed using the tools and the efficiency of these
tools. Performance metrics, including logic utilization for FPGAs and timing for both FPGAs and GPUs, are used
to measure the quality of the designs. Formal models based on the SLOC are used to compute the productivity of
the programming associated with the tool-flows.
2.5.2.2 Design Productivity Measurement
In [97], a generic empirical method is presented to evaluate the design productivity of a wide variety of high-level
design tool-flows. The proposed approach is based on both design efficiency and implementation quality. Design
efficiency is measured in terms of system development time and code properties. Non-recurring engineering (NRE)
design time, NRE verification time and system integration time are the metrics used under system development
time, whereas SLOC and number of characters in the code are used to evaluate code properties. Conversely,
implementation quality is measured in terms of the number of lookup tables (LUTs), registers, RAM blocks, DSP
cores and processing latency and minimum operating period. In order to demonstrate the design productivity
scheme, the study compares an HLS compiler based on CAPH with hand-written HDL, using an interpolation
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filter case study. A design productivity increase of 2.3x is measured for the high-level tool-flow.
In [98], the basic relationships between a number of various development variables, such as size, effort, size of
staff and productivity, are examined. In this paper, design productivity is measured as the ratio of delivered SLOC
to the total effort (in man months) needed to develop the software application.
2.5.3 Standardisation
Standards are necessary in SDR DSP applications development to guarantee interoperability among design tools,
applications and hardware platforms. Therefore, support for key SDR standards should be part of the requirements
of the ideal high-level SDR DSP tool-flow specification that will be defined in Chapter 4 of this dissertation and
used as a criteria to compare the tool-flows in Chapters 5 and 6. This subsection reviews key standards relating to
the design of applications in the context of SDR.
2.5.3.1 SCA
The Software Communications Architecture (SCA) is an open architecture and framework created by the US
Department of Defense (DoD) to provide a standardised approach for the development and deployment of SDR
waveforms. The goals of SCA are to improve waveform portability and interoperability among communication in-
struments and also to achieve higher design productivity. The SCA achieves these goals by defining a standardised
way of ensuring that waveform software development is independent from the underlying hardware.
Figure 2.20 shows the architecture of the SCA standard. The SCA defines the following key components:
Figure 2.20: Conceptual architecture of the SCA SDR standard (lightly shaded blocks are custom off the shelf,
darker one represent the SCA core framework, unshaded blocks are application-specific) [3].
• Operating system - a real-time operating system (RTOS) to manage the hardware on which the radio is
deployed. The RTOS should provide POSIX support.
• Middleware layer - for interfacing the various elements of the radio together, including managing trans-
fer of data between them. CORBA is one of the main software architectures used by the SCA to enable
communications between different software developed using different languages and running on different
processors.
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• Interface definition language (IDL) - a group of interface definition language classes are used to provide
abstract interfaces to various components that comprise a radio instrument. A combination of these IDL
classes, and their implementation code constitute the core framework (CF).
• Domain profile - this is an XML framework that provides the capability to specify radio components, their
inter-connections and functional properties.
• Application programming interfaces (APIs) - APIs for common interfaces such as Ethernet, Video and USB.
A thorough review of the SCA is beyond the scope of this project. The reader is encouraged to consider [102, 103]
for in-depth SCA reviews.
2.5.3.2 STRS
SDR is also used for satellite and space applications. One of the key design goals for space instruments is long
life cycles. Therefore, space-based SDRs should also be built to support long life cycles. Providing easy to use
and effective techniques for modifying the functionality of the space radio can lengthen the mission life, increase
data collection and also prevent a mission failure. SDR has been a subject of study in the National Aeronautics
and Space Administration (NASA) for more than a decade, and a need for a standard has been realised. Generally,
commercial platforms are 10 years ahead of the hardware that is used for space instruments. Therefore, space
radios, compared to terrestrial ones, have higher processing infrastructure limitations. The SCA is not suitable for
most NASA space missions due to its large size and high computational demands. Therefore, NASA has created a
light standard for space SDRs, called the ‘Space Telecommunications Radio System’ or STRS [104].
Figure 2.21 shows the architecture of the STRS standard.
Figure 2.21: STRS layered architecture [105].
2.6 CHAPTER SUMMARY
This chapter reviewed the literature in relation to various concepts, including SDR, FPGAs, GPUs and high-
level design. The review of the hardware architecture and application requirements of SDR DSP platforms and
operations, presented in 2.1 has provided a solid theoretical framework. This is necessary for specifying the
requirements of the ideal high-level SDR DSP tool-flow system in Chapter 4 and for choosing a suitable example
SDR application to use in evaluating the tool-flows in Chapters 5 and 6.
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Sections 2.2 and 2.3 reviewed the two main implementation devices of SDR DSP operations, viz. FPGAs and
GPUs, which are the focal target devices of the tool-flow comparisons carried out in this dissertation. For both
devices, the review included aspects pertaining to both architectural design and a sampling of key platforms and
programming methodologies used. The content covered in these sections is also used to inform the process of
formulating holistic comparison criteria for the tool-flows.
Further, high-level design techniques and tools were reviewed in sections 2.4 and 2.5. The best techniques for use
in the high-level modelling and code-generation stages of the high-level design methodology were identified and
reviewed. A comprehensive review of past studies involving tool-flows comparisons for both FPGAs and GPUs
was presented. This review identified the approaches used and the tools considered in the comparisons.
In the next chapter, we will describe the research methodology that is adopted in this dissertation to realise the
original aim of this project to perform a comparative study of high-level tool-flows for rapid prototyping SDR DSP
applications on FPGA and GPU platforms.
CHAPTER 3
METHODOLOGY
The aim of this dissertation is to conduct a comparative study of tool-flows for the rapid prototyping of SDR DSP
operations on FPGA and GPU platforms. The main motivation is the proliferation of different high-level design
tool-flows aimed at addressing the current design productivity gap affecting modern high-performance computing
hardware. The availability of numerous different high-level tool-flows necessitates their comparative study. This
study will help to reveal the various strengths and weaknesses of existing tools so as to inform tool choices and
identify the areas in high-level design technologies that still require improvement. Due to various benefits provided
by open-source software including cost effectiveness, freedom in use, distribution and modification, the study fo-
cuses mostly on open-source tool-flows. In addition, only FPGA and GPU architectures are considered. However,
the methodology is such that the study can easily be extended to other SDR DSP processors, such as multicore
GPPs and DSP processors. As discussed in the literature review (section 2.5), there are many high-level tools to
be considered in this study. Instead of looking at all of them, however, the approach in this dissertation is to select
and study only two tools for FPGA platforms and an additional two for GPU platforms.
The specific steps undertaken in this dissertation to achieve the objectives which were outlined in Section 1.3 are:
1. Developing comprehensive criteria to use in comparing the tools
2. Performing a study of tools for rapid prototyping of SDR DSP on FPGA platforms
(a) Selecting tools to study
(b) Evaluating the features of each of the tools against the criteria
(c) Implementing a case study application in each of the tools
(d) Evaluating each of the tools in terms of the case study application
3. Performing a study of tools for rapid prototyping of SDR DSP on GPU platforms
(a) Selecting tools to study
(b) Evaluating the features of each of the tools against the criteria
(c) Implementing a case study application in each of the tools
(d) Evaluating each of the tools in terms of the case study application
The sections that follow will expand on each of these steps to describe and discuss the rationale behind the tech-
niques, design processes, tools and metrics used. Section 3.1 thus presents the systematic methodology used to
develop the criteria for comparison. Sections 3.2 and 3.3 describe the methodologies followed to evaluate FPGA
and GPU tool-flows respectively.
3.1 SYSTEMATIC DEVELOPMENT OF THE COMPARISON CRITERIA
A motivation for developing comprehensive criteria for comparing tool-flows was given in section 1.2. This section
outlines the systematic approach followed to develop the criteria.
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3.1.1 System Engineering Process
A system engineering approach is used in this dissertation to develop a comprehensive comparison criteria, in the
form of an ideal high-level tool-flow specification, for the tool-flows. The ideal tool-flow specification is aimed at
defining clearly, and in detail, the key design goals and features that should be incorporated in standard SDR DSP
design tools for FPGA and GPU platforms respectively.
System engineering (SE) is a holistic interdisciplinary approach that enables the building of successful systems. A
system is a set of integrated elements that work together to perform a particular purpose, and successful systems are
those that best satisfy the purposes and needs for which they have been built [106]. In this dissertation, the ideal
high-level tool-flow for rapid prototyping of SDR DSP operations is the system under consideration. A system
engineering process is thus followed to design a holistic specification for the ideal tool-flow system. As shown in
Figure 3.1, the process is comprehensive, iterative and recursive. It includes the following main steps which are
each supported by system analysis and control tools:
• Requirements Analysis - this is the first step in terms of the System Engineering Process. The purpose of
this step is to develop functional and performance requirements for the system; the step translates stakeholder
requirements into a set of requirements that describe what the system must do, and how well it must do it.
The requirements must be understandable, unambiguous, comprehensive, complete and concise [107].
• Functional Analysis/Allocation - this step is concerned with a functional analysis of the system functions
identified in the requirements analysis step. Functional analysis is performed by refining higher-level func-
tions identified during requirements analysis into lower-level functions. Performance requirements of the
higher-level requirements are assigned to lower-level functions. The output of the functional analysis is the
functional architecture of the system. The system’s functional architecture provides a logical description of
what the system does, and how well it does it [107].
• Design Synthesis - this step focuses on defining the system in terms of the components, which together
constitute the system. The components might include physical and software elements. The output of the
synthesis step is typically called the physical architecture of the system [107].
The following subsection (3.1.2) describes the starting requirements which are used in Chapter 4 as inputs to the
system engineering process that produces the ideal tool-flow specification which is subsequently used in Chapter
5 and 6 as part of the criteria for evaluating FPGA and GPU tool-flows respectively.
3.1.2 Ideal Tool-Flow Requirements
A review of the literature has revealed that there is currently no global standard that defines what constitutes an
ideal high-level tool-flow for development of SDR waveforms. Key efforts in this direction include:
• the high-level synthesis design methodology for digital hardware design, targeting devices, such as FPGAs.
A review of high-level synthesis is given in Section 2.4.
• the electronic system-level design methodology, which targets multiple different computing processors, in-
cluding FPGAs, GPUs, and multicore GPPs from one high-level input specification. Section 2.4 covers an
overview and review of the ESL methodology.
• the software communications architecture framework, which aims to enable the implementation of SDR
waveforms on heterogeneous platforms, comprising several different processors, such as GPPs, DSPS, or
FPGAs. The SCA framework for SDR is reviewed in Subsection 2.5.3.
In order to improve the objectivity of the comparative study, a specification of the ideal high-level tool-flow is
developed in this dissertation and used as the baseline criteria in investigating the tools. The starting requirements
of the ideal tool-flow were elicited through email and interview correspondence, and by reviewing the literature on
the subject. In addition, in line with the system engineering methodology, a list of key system stakeholders were
first identified and then the starting requirements elicited from each of the stakeholder groups. A tabular listing of
all stakeholder requirements, from the four stakeholder classes, is provided in Table 3.1 below.
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Figure 3.1: The System Engineering Process [108].
Table 3.1: Stakeholder Requirements with regard to High-Level FPGA SDR DSP Tool-flow.
Stakeholder Requirement ID
End-Users (EU) Should be easy to use EU-R1
Should be reliable EU-R2
Should produce portable designs EU-R3
Should support design reuse EU-R4
Should abstract low-level hardware details EU-R5
Should detect design errors early in the development cycle EU-R6
Should deploy user SDR waveform on a hardware platform EU-R7
Should generate bit-accurate models for FPGA designs EU-R9
Should support automatic design optimisations EU-R10
Should generate quality designs EU-R11
Research &
Development (RD)
Should support design reuse RD-1
Should generate quality designs RD-2
Should easily integrate with third-party SDR waveform de-
sign tools
RD-3
Should be based upon established design techniques and
technologies
RD-4
Should be designed for easy upgrading and customisations RD-5
Hardware Vendors
(HV)
Should generate portable designs HV-1
Should support automatic design optimisations HV-2
Should support one-click generation of implementation code HV-3
Standardisation (SB) Should produce portable designs SB-1
Continued on next page
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Table 3.1 – Continued from previous page
Stakeholder Requirement ID
Should support multiple high-level design paradigms SB-2
Should easily integrate with other third-party SDR waveform
design tools
SB-3
Should be based upon relevant established SDR and EDA
standards
SB-4
The system engineering process, documented in both Chapter 4 and Appendix A is followed to transform the above
requirements into a system specification that consists of functional and non-functional system requirements and a
logical architecture of the ideal high-level tool-flow system for rapid prototyping of SDR DSP on SDR platforms,
including FPGAs and GPUs.
3.2 FPGA TOOLS STUDY PROCESS
Two main categories of high-level tool-flows are considered for the comparative study in this dissertation, namely,
FPGA and GPU tool-flows. The project methodology is also branched to cover the two categories of the study.
This section begins with a description of the key elements of the process followed to study the FPGA tools.
Subsection 3.2.1 explains which FPGA tools were selected for study, out of many existing high-level tool-flows,
and why they were chosen. Subsection 3.2.2 introduces the SDR DSP application that is used as a case study
for the FPGA tool-flows in this dissertation. Subsection 3.2.3 presents the software development process used
in developing the case study application, and Subsection 3.2.4 describes the configurations and metrics used to
evaluate the design efficiency and design quality of each tool-flow in terms of the case study application.
3.2.1 Tools Selection
A comprehensive list of existing high-level tool-flows is presented in Section 2.5 of the literature review. This
study focuses only on a few selected open-source tools, namely, MyHDL and Migen. Due to time constraints, the
number of tool-flows to be studied is limited only to two out of over ten tools available in the literature. Further,
due to various benefits provided by open-source software including cost effectiveness, freedom in use, distribution
and modification, the study focuses mostly on open-source tool-flows. Migen and MyHDL are among the most
used open-source high-level digital hardware design tools and though both based on the Python software language,
they follow different approaches when it comes to high-level design and therefore have been selected for evaluation
in this dissertation.
Migen and MyHDL are among key open-source design tools targeted at improving adoption of FPGA technology
by stream-lining the traditional FPGA design process through introduction of high-level, software-like design
techniques. Both tools are sufficiently mature and have been used to develop various hardware design applications
in both academia and industry [77, 74, 109, 110]. In addition, they are based on different high-level digital hardware
design techniques and thus are a suitable choice as they provide an opportunity to study and compare different high-
level FPGA design techniques. There are not many open-source high-level design tools targeting FPGAs in the
literature. Besides Migen and MyHDL, other notable tools include LegUp [111] and Chisel [21].
3.2.2 Case Study Selection
In addition to evaluating the tools by investigating their features against the ideal tool-flow specifications, the
approach is also to select and implement a case study SDR DSP application, using each of the tools being stud-
ied. According to the review of the SDR architecture presented in Subsection 2.1.2 of the literature review, the
programmable DSP subsystem constitutes all the operations of the SDR system that can be implemented on pro-
grammable platforms, including FPGAs and GPUs. The operations, from which a case study can be selected,
include filters, mixers, digital synthesisers, FFT, demodulators, and codec algorithms, such as Reed Solomon and
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Viterbi. A FIR filter operation is selected and used as a case study in this dissertation.
A FIR filter is chosen because, although not the most fundamental, digital filtering is certainly the oldest discipline
in the field of DSP and thus SDR waveform development [66]. Digital filtering is so widespread that the quantity
of literature pertaining to it exceeds that of any other topic in DSP. Unlike other key SDR algorithms, such as the
Viterbi decoder and the OFDM demodulator, as shown in subsection 2.5.2, a FIR filter is widely used in similar
tool-flow studies and is representative of typical operations found in many SDR algorithms.
The specification of the FIR filter used for the case study is shown in Table 3.2 below. The FIR coefficients that
were used to realise the above FIR filter, were generated using the Remez tool in Python. The originally generated
coefficients are floating-point numbers and are converted into fixed-point for FPGA deployment. Floating-point
coefficients are avoided, mainly because, although they enhance precision, more FPGA resources are required to
handle floating-point arithmetic. Furthermore, algorithmic precision is not a goal in this study.
Table 3.2: FIR filter specification.
Design criteria Specification
Type Lowpass
Passband 0 - 8MHz
Stopband 8 - 10MHz
Order 63
Passband ripple 2.3%
Stopband attenuation 40dB
3.2.3 Gateway Development Process
This project follows a version of the waterfall methodology (shown in Figure 3.2) that has been adapted for gate-
ware development but follows the similar structure. In particular, implementation of unit testing involves functional
simulation prior to testing on hardware. Several studies have used adapted versions of the waterfall process for
gateware development [112, 77, 113].
Firstly, the case study requirements are gathered. This entails characterising the FIR filter waveform to be devel-
oped by describing its key properties, such as number of taps, data size, filter type, sampling frequency, bandwidth,
pass-band and stop-band. The specific FIR filter case study requirements are described in 3.2.2.
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Figure 3.2: Waterfall software/hardware development process [114].
A gateware design specification of the FIR filter case study application is then produced from the initial require-
ments. This stage entails analysis and elaboration of the original software requirements to produce a software
design specification consisting of functional and non-functional requirements. The online FIR filter design tool
known as TFilter [115] was used to generate the filter coefficients according to given filter requirements. In addi-
tion, an algorithmic design of the serial FIR filter operation and the associated test bench was developed.
The implementation of the case study design begins once the design specification has been completed. The
FIR filter specification developed in the design specification stage was implemented, using MyHDL and Migen
separately. The development machine used was a Lenovo Y500 laptop with an Intel Core i7 processor and running
Ubuntu 14.04 LTS, MyHDL version 1.0dev, Migen 0.5dev and Python 3.4.3. Once implemented, each design was
tested by means of functional simulation, and implemented on a Xilinx Virtex 7 FPGA using the ISE 14.7 tool.
Ongoing maintenance of the implementation was carried out to fix the bugs. All the MyHDL and Migen source
code written to develop and test the FIR filter case study waveform was stored on and maintained from an online
Git repository.
3.2.4 Tool-Flow Evaluation Process
Besides the qualitative study guided by the ideal high-level tool-flow, the following metrics are used in this study to
evaluate the resultant quality of the implementation designs produced from and the associated design productivity
of each tool. Logic utilisation, power consumption and speed are the metrics used to measure the quality of the
FPGA designs. Coding effort is then used to estimate the design productivity associated with each tool. These
metrics are used because they are well understood and, as shown in Subsection 2.5.2 of the literature review, are
commonly used to assess the quality of FPGA designs.
3.2.4.1 Design Productivity
Empirical measurement of software design productivity is a complex problem and an active area of research.
Several approaches are used. The various schemes are reviewed in Subsection 2.5.2 of the literature review . The
number of source lines of code (SLOC) is the most commonly used metric. It has the advantage of being well-
defined and easy to repeat. It moreover provides an approximate measure of the size of a program. However, using
the SLOC metric alone to measure design productivity is not enough. Additional measurable factors that affect
design productivity include total design time, verification time and the quality of the final design. Good design
productivity cannot merely be based on how fast a design can be prototyped, but the quality of the developed
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design is also equally important. The method of measuring design productivity proposed and demonstrated in [97]
is used in this dissertation to measure the design productivity of the FPGA tool-flows. Compared to other schemes,
the selected one is comprehensive, easy to follow and is repeatable. The scheme defines design productivity (PD)
as a trade-off between design efficiency (GNRE) and quality (LQ) as show through the equations below.
GNRE =
tHDLverif + t
HDL
verif
tHLTdesign + t
HLT
design
(3.1)
LQ =
α1 × lutHDLdesign + α1 × ffHDLdesign + α1 × srHDLdesign + α1 × dspHDLdesign
α1 × lutHDLnorm + α1 × ffHDLnorm + α1 × srHDLnorm + α1 × dspHDLnorm
(3.2)
PD =
GNRE
LQ
(3.3)
Where tHDLdesign and t
HDL
verif are reference measures of time spent manually writing the FIR filter module and the
associated test-bench respectively. tHLTdesign and t
HLT
verif are measures of time spent developing - using each of the
high-level tool-flows (Migen or MyHDL) - the FIR filter module and test-bench respectively. lutHDLdesign , ff
HDL
design,
srHDLdesign and dsp
HDL
design are the number of LUTs, flip flops, slice registers and DSP cores obtained from a high-
level tool-flow. lutHDLnorm , ff
HDL
norm , sr
HDL
norm and dsp
HDL
norm are the number of LUTs, flip flops, slice registers and DSP
cores obtained from an FPGA implementation of the reference manually written HDL design. αis are normalising
coefficients and are all set to 1 in this study.
3.2.4.2 Operational Efficiency
We use logic resource utilisation, speed and power consumption to characterise the performance of the designs
generated using the study tools. These are commonly used metrics when quantifying the operational efficiency of
an FPGA programming methodology[ [116]. Resource utilisation is given in terms of the number of slice registers,
slice LUTs, IOBs and DSP cores required by a design.
The first two metrics, logic utilisation and operating frequency (speed), can be obtained easily from the output of
the place and route tools. Throughput is calculated by simple analysis or by testing after deployment [116]. Power
consumption can be measured using Xilinx Power Estimator (XPE) [117]. XPE is tightly integrated with Xilinx
ISE design suite to enable designers migrate designs for power estimation.
3.3 GPU TOOLS STUDY PROCESS
This dissertation also conducts a comparative study of tool-flows for rapid prototyping of SDR DSP operation
on GPU platforms. As explained earlier, the approach followed is, firstly, to select a sample of high-level GPU
tool-flows to consider for the evaluation, and to evaluate them against the ideal specification; thereafter, a suitable
case study application is selected and implemented, using the tools for design effort and performance tests. This
section describes this study approach in detail.
Subsections 3.3.1 and 3.3.2 presents the tools and case studies selected respectively. Subsection 3.3.3 describes
the software methodology used to implement the case study application, whereas the evaluation metrics and tools
used to evaluate the coding effort and performance of the tool-flows are described in Subsection 3.3.4. .
3.3.1 Tools Selection
Subsection 2.3.3 presented a comprehensive list of existing high-level tools for GPU platforms. Due to time con-
straints, this study focuses only on few selected tools, namely, CUDA and OpenCL. CUDA [27] is the most com-
monly used development tool-flow for GPU programming. OpenCL [29] is a framework for developing programs
that can be executed across heterogeneous platforms, consisting of CPUs, GPUs, DSPs and FPGAs.
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3.3.2 Case Study Selection
GPUs are used to implement a variety of radio functions at different stages of the SDR programmable subsystem.
For examples, GPUs have been used to implement decoders [86, 118, 119], detectors [120, 121, 122] and chan-
nelisers [123]. A FIR filter case study is used to evaluate the GPU tool-flows. Digital filters, especially FIR filters,
are integral components in SDR waveform detectors and channelisers. In addition, unlike other key SDR algo-
rithms, such as the Viterbi decoder and the OFDM demodulator, a FIR filter is simple enough to be implemented
quickly, using the different high-level tools being investigated in this work while also being representative of the
key features found in many SDR algorithms.
3.3.3 Software Development Process
The waterfall software development methodology is followed to design, implement and test the FIR filter case
studies in each of the tool-flows. The methodology is described in Subsection 3.2.3.
The first step entails defining the requirements of the FIR filter waveform. The required characteristics of the FIR
filter are similar to those of the FPGA tool-flows studies, which were presented in Table 3.2. The FIR filter should
be a low-pass with 80MHz bandwidth, 30 taps and 2.3% passband ripple.
Once the requirements have been defined, they are transformed into an implementable specification through a
process of analysis and design. In this project, a FIR filter analysis and design tool called TFilter [115] was used
to generate the filter specification in the form of coefficients that produce the desired FIR filter response. These
coefficients were stored in floating-point format. Unlike FPGAs, GPUs are excellent floating-point arithmetic
processors, and thus there is no need to convert the coefficients to fixed-point format. In addition to the coefficients
used to specify the functionality of the filter, Equation 2.3 also provides a reference mathematical specification of
the serial operation of the FIR filter.
With the specification ready, the FIR filter waveform is implemented according to the given specification, using
CUDA and OpenCL high-level GPU tool-flows. The implementations were done on a GPU server with the fol-
lowing hardware: an Intel (R) Core i7 960 @ 3.2GHz processor with 24GiB DIMM RAM, 33MHz PCI Express
bus and 2 x GTX Titan-X GPUs with 12GB memory. The server had the following tool-flow configurations: Ver-
sion 9.1.85 of the CUDA compilation tools and Version 1.2 of the OpenCL driver. The tool-flows were used to
compile, deploy and test the different FIR filter waveforms on the GPU server. The performances of the respective
waveforms was measured over various input samples sizes.
An ongoing maintenance of the implementations was carried out to fix the bugs. All the CUDA and OpenCL
source code written to develop and test the FIR filter case study waveform were stored on and maintained from an
online Git repository.
3.3.4 Tool-Flow Evaluation Process
This dissertation is a comparative study of high-level tool-flows for fast prototyping of SDR DSP operations on
both FPGA and GPU platforms. Section 3.2 has outlined the methodology that was used to evaluate the FPGA tool-
flows using the FIR filter case study application. Section 3.3 deals with the study of GPU tool-flows; it describes
the methodology, comprising both the process and the measurement metrics, which was used in this dissertation to
study the GPU tool-flows. The tool-flows are evaluated in terms of the efficiency of their design processes and also
with regard to the quality of the designs that they produce. Subsection 3.3.4.1 outlines the approach and the metrics
used to study the design efficiency of each tool-flow empirically. Subsection 3.3.4.2 focuses on the approach and
the metrics for studying the performance of the designs generated using each tool.
3.3.4.1 Coding Effort
A simplified coding effort measurement scheme based on SLOC was used.
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3.3.4.2 Operational Efficiency
Operating efficiency quantitatively characterizes the results of a programming effort. Kernel execution time, mem-
ory transfer time, throughput and power consumption are used to measure and compare the operational efficiency
of each of the tool-flows in this dissertation.
Three main test configurations that are set up are: i) cache warm-up, ii) performance testing under paged memory,
iii) performance testing under pinned memory. Benchmarking measurements should be made under steady-state
conditions as far as possible, to avoid erroneous results due to external conditions. For example, CPUs generally
suffer from initial overhead due to “cold” caches and transactional lookaside buffers (TLBs), which result in
expensive memory access misses. Therefore, when performing benchmark studies, it is necessary that a “warm-
up” test be done to ensure that the system is under steady-state. Warm-up tests were run for CUDA and OpenCL
before taking any benchmark measurements.
The first benchmark test measures the performances of CUDA and OpenCL in terms of total execution time, kernel
execution time, memory transfer time and power consumption under paged host memory configuration.
The GPU does not have direct access to pageable host memory. Instead, GPU requests for data transfers from the
pageable host memory first entail the allocation of temporary “pinned” host memory by the GPU programming
tool-flow, to which host data from the pageable memory is copied and then transferred from the “pinned” memory
directly to the GPU memory. Figure 3.3 illustrates pageable and pinned data transfers.
Figure 3.3: Pageable and pinned data transfers from host to GPU (Image source: [124]).
The second benchmark test considers the FIR filter algorithm under pinned host memory configuration. The test
measures the performances of CUDA and OpenCL in terms of total execution, kernel execution time, memory
transfer time and power consumption.
We use the execution time (T) and the Energy (E) to express the performance and energy consumption. T is defined
as the total amount of time that an application needs from the start till the end of the execution, whereas E is defined
as the total amount of energy consumed by the system (including host CPUs and accelerators) from the beginning
until the end of the execution.
For CUDA, all the operational efficiency measurements, except power consumption, were done using the NVIDIA
profiler (nvprof) [125] tool. The nvprof profiling tool enables the collection and viewing of profiling data via
the command-line. It supports the collection of profile data for CUDA-related tasks on both the host and the
device, such as kernel execution and memory transfers. For OpenCL, all profiling activities, except for power
consumption, were performed using OpenCL’s profiling events. To improve the precision of the measurements,
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each measurement was repeated ten times, and then an average was recorded.
The K20Power [126] profiling tool was used for power and energy profiling in both CUDA and OpenCL. It is a
power and energy profiler for GPU applications executing on K20 GPUs. It performs automatic correction for the
slow ramping behaviour due to the built-in power sensor; it records the full power profile and calculates the energy
used by the GPU during kernel execution.
3.4 CHAPTER SUMMARY
This chapter has described the methodology followed to realise the original aim of this project, namely, to conduct
a comparative study of high-level tool-flows for rapid prototyping of SDR DSP operations on FPGA and GPU
platforms. The methodology is organised into two main parts: the first part focuses on FPGA tool-flows, and the
second on GPU tool-flows. Figure 3.4 shows a summary of steps that are followed to evaluate both FPGA and
GPU tool-flows.
Figure 3.4: Steps for evaluation of FPGA- and GPU-based tool-flows.
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The approach is to first develop the comprehensive criteria to use in comparing the tools. A system engineering
process is followed to develop these criteria in the form of system specifications for an ideal high-level SDR DSP
tool-flow on FPGA and GPU platforms. Once the comparison criteria have been defined, the next step in the
approach is to perform a study of tool-flows for rapid prototyping of SDR DSP on FPGA and GPU platforms
respectively. For each of the two platforms, this entails: i) selecting representative tools to study, ii) evaluating the
selected tools against the systematic criteria, iii) following a waterfall software development process to implement
a FIR filter case study application using each of the selected tools, and iv) using the case study to do a comparative
evaluation of the tools in terms of design productivity and performance. The tools, methods and metrics used
to evaluate both the design efficiency and performance of each of the selected FPGA and GPU tool-flows were
described.
Chapter 4 details the first step of the methodology, which involves the systematic design of criteria to evaluate and
compare selected tool-flows for rapid prototyping of SDR DSP.
CHAPTER 4
SYSTEMATIC ANALYSIS AND DESIGN
OF AN IDEAL HIGH-LEVEL SDR
TOOL-FLOW
This chapter describes the development of the system requirements for an ideal high-level tool-flow for fast pro-
totyping of SDR DSP on heterogeneous platforms. The focus is on platforms that comprise one or a combination
of GPUs, multicore GPPs and FPGAs. While several high-level design flows exist both in the literature and in in-
dustry, there has generally been little work done to define what constitutes a true high-level SDR DSP design flow.
As a result, some previous works on comparative tool surveys use loosely defined comparison criteria, which in
turn affect the objectivity of the results. Development of a complete specification of an ideal high-level SDR DSP
design flow for heterogeneous platforms is beyond the scope of this dissertation. Only a description that would be
sufficient to aid in defining objective tool evaluation criteria in Chapters 5 and 6 of this dissertation, is developed
in this chapter.
Starting tool-flow features and requirements collected from the literature survey in Chapter 2 are listed in Sec-
tion 4.1. The requirements are then analysed and elaborated on in Subsection 4.2.1 to produce the functional
architecture, the functional structure and the interface diagrams of the ideal tool-flow system. Finally, a set of
system requirements, derived from the original tool-flow features, is described in Subsection 4.2.2, and the logical
architectures of the proposed ideal tool-flow systems for FPGA and GPU targets are presented.
4.1 TOOL-FLOW SYSTEM CONCEPTUALISATION
This section describes the high-level SDR tool-flow system concept by identifying the stakeholders (4.1.1) and
their requirements (4.1.2). It thus analyses the problem space, and the needs and requirements of the tool-flow
system.
4.1.1 Stakeholder Identification
Stakeholder classes for the ideal high-level SDR tool-flow system were identified by considering each stage of the
system life cycle and identifying a list of main stakeholders who have an interest in the system. See Table 4.1 for a
list of identified stakeholders. The list is not exhaustive, but it is large enough to aid in developing a comprehensive
requirements basis for the ideal tool-flow.
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Table 4.1: Identification of Stakeholders for the Ideal High-Level SDR Design Flow.
Life Cycle Stage Stakeholders
Engineering
EDA tools engineers
EDA standards bodies
SDR waveform developers
FPGA-based SDR platform makers
Development EDA tools developersEDA standards bodies
Operation EDA SDR waveform developersEDA Researchers
Maintenance EDA tools developers
The stakeholders are further organised into four main classes which are described below.
• End-Users - this group consists of end-users of the ideal high-level SDR tool-flow. Members are: DSP gate-
ware engineers (MeerKAT [127] digital-backend (DBE) team); SDR researchers (Software-Defined Radio
Group at the University of Cape Town).
• Research & Development - this group comprises scientists and engineers who are involved in the design and
construction of the ideal high-level SDR tool-flow. Members are: High-level hardware design technology
researchers; SDR researchers; Software engineers; Gateware engineers.
• Hardware Manufacturers - this group consists of manufacturers of chips and boards that are used to im-
plement SDR applications. Members are: SDR FPGA board makers (UCT RHINO team, ROACH team);
manufacturers of FPGA devices (Xilinx, Altera).
• Standardisation Bodies - this group comprises relevant standardisation bodies who direct the design and
development of compatible, interoperable and good quality design tools and applications. Members are:
SDR standardisation bodies (Wireless Innovation Forum [128]); FPGA EDA standardisation bodies.
The requirements gathered from the different stakeholders identified above are presented in the subsection that
follows. They capture the high-level SDR DSP tool-flow concept from the stakeholders’ points of view, and form
the basis for defining the tool-flow system in the subsequent subsection.
4.1.2 Stakeholder Requirements
Stakeholder requirements are a list of non-technical requirements that describe the needs of the system to be
built. In this dissertation, the system of interest is the ideal high-level tool-flow for fast prototyping of SDR DSP
waveforms on FPGA and GPU platforms.
A sample of the stakeholder requirements card from the end-users stakeholder group is shown in Figure 4.1. This
subsection does not provide a complete listing of all the stakeholder requirements cards for the ideal tool-flow
system. The rest of the cards can be accessed in Appendix A.2 of this dissertation. A complete set of numbered
stakeholder requirements, from all the stakeholder groups, are however presented in Table 4.2.
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Figure 4.1: Original requirements of the End-Users stakeholder group for the ideal high-level SDR tool-flow.
The stakeholder requirements presented in this chapter are the result of a process consisting of interviews and email
correspondence with representatives from the various stakeholder groups identified in Subsection 4.1.1 above.
Additionally, some of the requirements were informed directly by means of literature published by the stakeholders
themselves on the subject.
Table 4.2: Stakeholder Requirements with regard to High-Level FPGA SDR DSP Tool-flow.
Stakeholder Requirement ID
End-Users Should be easy to use EU-R1
Should be reliable EU-R2
Should produce portable designs EU-R3
Should support design reuse EU-R4
Should abstract low-level hardware details EU-R5
Should detect design errors early in the development cy-
cle
EU-R6
Should deploy user SDR waveform on a hardware plat-
form
EU-R7
Should generate bit-accurate models for FPGA designs EU-R9
Should support automatic design optimisations EU-R10
Should generate quality designs EU-R11
R & D Should support design reuse RD-1
Should generate quality designs RD-2
Continued on next page
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Table 4.2 – Continued from previous page
Stakeholder Requirement ID
Should easily integrate with third-party SDR waveform
design tools
RD-3
Should be based upon established design techniques and
technologies
RD-4
Should be designed for easy upgrading and customisa-
tions
RD-5
HW Vendors Should generate portable designs HV-1Should support automatic design optimisations HV-2
Should support one-click generation of implementation
code
HV-3
Standardisation Should produce portable designs SB-1
Should support multiple high-level design paradigms SB-2
Should easily integrate with other third-party SDR wave-
form design tools
SB-3
Should be based upon relevant established SDR and EDA
standards
SB-4
In the section that follows, the stakeholder requirements listed in this section are analysed by means of the system
engineering design techniques, which were covered earlier in the literature review (Chapter 2) in order to create a
clear system-level description of the high-level SDR DSP tool-flow.
4.2 TOOL-FLOW SYSTEM DEFINITION
This section focuses on describing, in detail, a system-of-interest (SoI) to satisfy the identified high-level SDR
DSP tool-flow requirements. It starts with a functional analysis (4.2.1). The functional architecture of the system
is described in Subsection 4.2.1.1. Finally, the functional structure and interface of the system is described in
Subsection 4.2.1.2.
Thereafter, the system requirements are presented (4.2.2) in terms of four categories, viz. function, performance,
usability, and interface. Lastly, the system architectures of the ideal high-level tool-flows with regard to FPGAs
(4.2.3) and GPUs (4.2.4) are discussed in greater detail.
4.2.1 Functional Analysis
A function refers to a specific or discrete action (or series of actions) that is necessary to achieve a given objective,
in other words, an operation that the system must perform. Functional analysis is a process of translating the
stakeholders’ requirements into detailed design criteria. The purpose of functional analysis is to present an overall
integrated description of the system’s functional architecture, operational scenario and interface.
4.2.1.1 Functional Architecture
The functional architecture of a system is a collection of functions and corresponding sub-functions that describes
the input to output processing done by the system to realise its mission. According to the analysis of the original
stakeholders’ requirements presented in the previous subsection, the high-level SDR DSP tool-flow system should
be able to perform five key functions, namely, hardware abstraction, floating- to fixed-point conversion, design
verification, code generation and design optimisation, all of which are presented in the functional architecture
diagram shown in 4.2.
Hardware abstraction refers to the system’s ability to hide away the low-level implementation hardware details
from the designer and thus to enable the designer to focus on domain application tasks. This implies that the
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tool-flow should provide design techniques and languages for capturing designs at higher levels of abstraction. For
example, for FPGA platforms, this means an ability to target the device from an algorithmic application model.
Figure 4.2: Functional architecture diagram for the high-level SDR DSP tool-flow. Key system functions are
shown.
Floating to fixed-point conversion originates directly from the stakeholder requirements. This is intended to cater
for the FPGA targets of the tool-flow. Implementation of floating point operations on FPGAs is very costly in
terms of resources [15]. Therefore, FPGA designs are typically first translated to the fixed-point format prior to
FPGA deployment. This is not necessary for GPU targets since they are optimised for floating point operations.
This is an important function of the tool-flow.
Two main approaches are used in the literature to support hardware abstraction in high-level design: model-driven
development, textual specifications for the high-level language, and virtual hardware prototypes. Model-driven
development uses graphical models and pre-built application components so that designers can visually con-
struct complex applications. High-level hardware design languages raise the level of abstraction above RTL to
behavioural or system level, and thus enable the user to specify the hardware application’s intent as though it
were software. Therefore, the hardware abstraction function of the tool-flow system is broken down into two
main sub-functions, viz. model-driven and high-level design specifications, as shown in Figure 4.3. Functional
decomposition of the rest of the tool-flow functions is documented in Appendix A.
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Figure 4.3: Functional architecture diagram for the hardware abstraction function.
4.2.1.2 Functional Structure and Interface
The functional structure and interface diagram (shown in Figure 4.4) provides a summary of the tool-flow system’s
primary functions and how the system is envisioned to interconnect with external systems.
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Figure 4.4: High-level FPGA-based SDR DSP tool-flow functional structure and interface diagram.
Functional analysis of the high-level SDR FPGA tool-flow was presented in this subsection. The output of the
analysis is a more detailed set of functional and non-functional requirements of the tool-flow system which are
presented and explained in the subsection that follows.
4.2.2 System Requirements
This subsection describes the system requirements of the high-level SDR tool-flow. System requirements are all
of the requirements, at the system level, that describe the functions which the system as a whole should fulfil to
satisfy the stakeholder needs and requirements.
The requirements are grouped into functional and non-functional categories.
4.2.2.1 Functional Requirements
This sub-section lists and discusses the functional requirements of the ideal high-level SDR DSP tool-flow system.
Functional requirements describe the functions that the high-level SDR tool-flow system should perform in oper-
ation. They define quantity (how many), quality (how well), coverage (how far), time lines (when and how long)
and availability (how often) [107]. The functional requirements of the tool-flow system are derived by using the
technical knowledge on tool-flows, FPGAs, GPUs and SDR waveforms reviewed in the literature review Chapter
to transform the high-level stakeholder requirements into technical requirements stating what the the tool-flow
system and its components must accomplish in order to fulfil its mission.
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FR1: Design entry must be above RTL
In order to reduce the present design productivity challenge affecting FPGA applications design especially, the
design abstraction level needs to be lifted above RTL. Developing FPGA applications at RTL poses several chal-
lenges to SDR waveform developers. At RTL, the designer develops an application by describing how synchronous
and combinatorial circuit modules inter-connect together to give it it’s functionality. This is an error-prone, tedious
process that requires knowledge and experience in digital hardware design; a knowledge possessed by only a few
even among SDR waveform designers[5]. Majority of SDR applications designers are however conversant in al-
gorithmic languages such as MATLAB, Python, C++ and use them to model the functionality of algorithms before
hardware implementation[129]. Therefore, the ideal tool-flow should allow designers to target FPGA platforms
from algorithmic SDR waveform specifications.
Thus, the ideal tool-flow should enable designers to target FPGA platforms from SDR waveform specifications at
algorithmic and system levels of abstraction.
The waveform typically includes data-flow and control-flow oriented parts[130]. For example channelisation re-
quires a data-flow MoC while a Virterbi decoder operation is a control-flow-oriented operation. Therefore, a
variety of high-level design paradigms and computing models suitable for modelling the different operations of a
SDR waveform should be supported. Particularly, the tool-flow should support design entry through both textual
and component-based approaches. Textual capture allows the designer more and finer control over the application
but suffers from relatively poor intuition. On the contrary, the component-based approach is relatively easy to
understand and quicker to assemble a design yet is cumbersome to use for big designs and the type of applications
that can be developed is limited by the library of available primitives.
FR2: Automatic floating to fixed-point conversion must be supported
FPGAs are fixed-point devices. That is, they are not efficient in implementing floating-point operations except
through the use of specialised soft/hard floating-point arithmetic processing cores. Therefore, for efficient FPGA
implementation, SDR waveform designers usually first need to convert input and internal algorithmic data from
floating to fixed-point and perform fixed-point analysis to ensure that algorithmic correctness is not lost. The
process of converting application models from floating to fixed-point has been identified as one of the most difficult
aspect of implementing an algorithm on an FPGA[131].
Therefore, in order to facilitate efficient implementation of SDR waveform designs on FPGA platforms, the tool-
flow should provide facilities that enable designers to automatically translate their waveform models from floating-
to fixed-point format. The facilities should include verification capabilities that allow the designer to evaluate the
quality of the generated fixed-point model through quantization analysis process[41].
FR3: The tool-flow must support fast design verification before and after implementation
Several studies have shown that FPGA verification, compared to other SDR platforms such as GPUs and GPPs,
consume majority of design time [132]. Figure 4.5 shows that an average 48% of total FPGA design time was
spent in verification related tasks in 2016. It is also a known fact that high-level based design entry promotes rapid
functional verification of designs and effectively minimises the current design productivity gap[133]. Therefore,
on top of supporting design capture of higher levels of abstraction, the high-level specifications should also be
executable. Verification is not a major challenge among existing GPU programming methodologies. However,
key GPU verification challenges include the complex and evolving HW/SW ecosystem and software managed
coherence. The ideal tool-flow should provide efficient and easy to use tools to debug, validate and profile designs
in terms of metrics such as energy, memory cost and execution time[41].
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Figure 4.5: Percentage of FPGA project time spent in verification (Source: [134])
FR4: The tool-flow must support automatic generation of implementation code
According to the Wireless Innovation Forum, techniques to enable efficient porting of SDR waveform applications
from high-level specifications to embedded heterogeneous platforms including FPGAs, GPPs, DSPs and GPUs are
required [43]. Currently, there is still a large divide between algorithm modelling and hardware implementation.
For example, after using a high-level language such as MATLAB to explore the functional correctness of an
algorithm, an SDR waveform designer would typically need to manually convert the high-level model to a GPU
or FPGA implementation [5]. This divide between algorithm modelling and hardware implementation results in
several challenges include long design times and increased design errors. Therefore, the ideal tool-flow should
allow automatic code generation for programmable SDR DSP platforms such as FPGAs and GPUs. The designer
should be able to perform “push-button” generation of FPGA code from high-level SDR waveform specifications.
Since, in practice, FPGA configuration stream is synthesised from two main standard HDLs (VHDL and Verilog),
the tool-flow should generate VHDL or Verilog equivalents of the high-level input model[41].
FR5: The code generator must support automatic design optimisations
The current design technology challenge is not only characterised by poor productivity levels, but also, increasing
demands for high quality designs, especially in communication applications of the SDR domain. For example, low
energy consumption and high data speeds are among key design goals of modern communication SDR waveform
designs. Achieving a high quality design is not a result of chance or simply choosing an efficient algorithm. The
operation must also - among others- be optimised for the specific hardware platform to be used. This process
is called design space exploration and entails searching for an optimum application design for given platform
constraints[135]. Performed manually, this process is tedious and skill-intensive.
The ideal tool-flow should be able to perform a variety of automated domain- and platform-specific optimisations to
any given user design to produce improve the overall design quality. For example, key FPGA design optimisations
in terms of area, power and timing should be supported. Automatic support for SDR domain-specific optimisations
should also be provided [41].
FR6: The tool-flow must enable implementation of the SDR design onto target FPGA
The tool-flow should provide a path to implement a final SDR waveform design onto an FPGA. Implementing a
SDR waveform design on an FPGA involves storing the configuration binary stream generated using proprietary
tools on the FPGA’s programming points.
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Ideally, the tool-flow should facilitate implementation of an SDR waveform design on an FPGA platform. De-
ploying the SDR waveform design on the FPGA entails loading the bitstream encoding the design into the FPGA’s
programming points. SRAM memory is commonly used to keep the programming bitstream in modern FPGAs.
PROM and SPI flash are alternative technologies used to store the FPGA’s bitstream. The process of generating
bitstream for FPGA is currently still largely closed. That is, bitstream generation tools are mainly proprietary and
owned by FPGA vendors.[136, 41].
4.2.2.2 Performance Requirements
Performance requirements define qualitatively the extend, or how well, and under what conditions a system func-
tion or is to be performed. Generally, performance requirements are given in terms of quantity, quality, coverage
and readiness [106]. These requirements are developed by performing a process of requirements analysis across
all identified system functions and characterised by stating degrees of certainty in their estimate, how critical they
are to system success and how they related to other requirements.
PR1: The tool-flow must support design reuse
Design reuse is a well known mechanism used in both hardware and software development to reduce design
complexity and increase productivity. Two key things are necessary in supporting design re-use: a library of pre-
defined components and an ability to re-use those components to develop new and bigger applications designs.
Therefore, the ideal tool-flow should have a rich library of pre-defined components that are commonly used in
SDR DSP waveform application development. The library components should be highly parametrisable in order
to cater for multiple different design requirements. Because most of the legacy FPGA code is still in RTL, the
tool-flow should support integration of pre-defined RTL components defined in VHDL or Verilog [41].
PR2: The tool-flow must enable development of good quality designs
Since “there is no free lunch”, it is expected that an effective increase in design productivity as a result of an
increased level of abstraction for design capture will also result in some level of reduction in the overall quality
of designs. However, using several modern high-level design techniques, it is possible to check the degradation in
design quality due to increased levels of abstraction such that designs with quality that is comparable to standard
methodologies are obtained. Therefore, the ideal tool-flow should produce designs whose quality is not signifi-
cantly lower than that of hand-written designs [41].
PR3: The tool-flow must enable development of portable designs
Waveform portability is one of of the key design requirements in current SDR technology [142]. The SDR wave-
form should be developed in such a way that it is independent from any target SDR implementation architecture.
It should be easy to port from one SDR platform to another. Waveform portability can be achieved through several
techniques including ensuring that the tool-flow and the waveform are patterned after relevant well established
industry standards such as the SCA [41].
PR4: The tool-flow must operate reliably
Reliability refers to the likelihood that a tool will successfully perform its required task under given conditions.
Whether, it’s the automatic floating- to fixed-point conversion, automatic implementation code generation or ap-
plying platform-specific design optimisations, the ideal tool-flow is required to be reliable in all cases. Among
several factors, the success of high-level tool-flows hinge on the use of accurate platform models that provide esti-
mations of key characteristics such as latency, area and power consumption for the designs being developed. The
International Technology Roadmap for Semiconductors (ITRS) highlighted that reliability and accuracy of these
estimations is pivotal in realising high-level design methodologies [138].
4.2.2.3 Usability Requirements
Usability requirements define the quality of the system use.
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UR1: The tool-flow must be easy to use
To enhance design productivity, and thus provide time-to-market advantage to the SDR waveform designer, the
ideal tool-flow should be designed for ease-of-use. Given that some designers are slow to adopt FPGA technology
because mainstream design methodologies are difficult to use, an easy-to-use high-level design methodology may
enable a wider adoption of FPGA technology among SDR waveform designers. Ease of use is one difficult prop-
erty to measure. However, there are several features and functions which when included in the tool-flow system
specification, can enhance its ease of use. For example, according to Xilinx [143], these includes preconfigured
push-button flows for new users, advanced analysis-driven flows for expert users, support for already familiar in-
dustry standards, simple method for creating application modules and assembling the modules together to form a
system application, readable and interactive reporting facilities.
4.2.2.4 Interface Requirements
Interface requirements define how the tool-flow system is required to interact or exchange information with external
systems, or how system elements within the system, interact with each other.
IR1: The tool-flow must integrate seamlessly with external design tools
External tools integration and interoperability is a well known high-level design mechanism that improves the
versatility of the design process. Thus, the ideal tool-flow should allow designers to leverage external verification
tools for better results as well as external FPGA implementation tools to support a wide variety of FPGA platforms.
4.2.3 Ideal High-Level FPGA Tool-flow System Architecture
This subsection presents and describes the developed architecture of the high-level tool-flow system for rapid pro-
totyping of SDR waveform operations on FPGA and GPU platforms. The purpose of the system architecture is to
define a comprehensive solution based on principles, concepts, and properties logically related and consistent with
each other. The architecture has features, properties and characteristics satisfying, as far as possible, the problem
or opportunity expressed by a set of system requirements and are implementable through relevant technologies.
The logical architecture of the ideal tool-flows for FPGA targets, synthesised from the system requirements, is
shown in Figure 4.6. As shown on the figure, the Tool-Flow consists of three main design stages - high level
modeling, code generation and hardware implementation - with intermediate verification stages between each of
the design stages. Detailed descriptions of the functions and services provided in each stage are given in the
subsections below.
4.2.3.1 High-Level Modeling
The high-level modeling stage is concerned with the use of high-level modeling techniques to enable the designer
to efficiently capture an input SDR waveform from a given specification, translate it to fixed-point representation
for FPGA deployment and verify its functional correctness before inputing it to the code generation engine for
hardware generation. The actual corresponding system requirements are:
• High-level capture of user SDR models
• Platform-indepedent capture of user SDR models
• An extensible library of re-usable SDR primitives
• High-level input model based on standard SDR MoCs
• Automatic conversion of SDR models to fixed-point
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Figure 4.6: The Ideal High-Level SDR Tool-Flow logical architecture.
4.2.3.2 Code Generation
The code-generation stage is concerned with synthesis of good quality hardware code from the high-level SDR
waveform specifications for deployment on target FPGA hardware. Further, the code-generation process must
be such that it allows the designer to explore the design space easily and early through automatic generation of
multiple designs of different architectural features from the same input high-level model. The actual listed system
requirements for this design stage are:
• Synthesis of RTL code from high-leve user SDR model
• Automatic design-space-exploration
• Produce good quality RTL code
4.2.3.3 Verification
Verification encompassess all tasks, tools and methods that are used to prove the correctness and validity of the SDR
waveform design at different levels of the development process. In order to narrow the current design productivity
gap, the Ideal High-Level SDR tool-flow should support both a fast and reliable verification approach since a
high verification effort is one of the major challenges in conventional design methodologies. The specific listed
verification system requirements are:
• Functional verification of high-level SDR models
– 72 – Chapter 4 — Systematic Analysis and Design of an Ideal High-Level SDR Tool-Flow
• Verification of synthesised RTL code
• Integration with external verification tools
4.2.4 Ideal High-Level GPU Tool-flow System Architecture
The logical architecture of the ideal tool-flows for GPU targets, synthesised from the system requirements, is shown
in Figure 4.7. As shown on the figure, the Tool-Flow consists of three main design stages - high level modeling,
code generation and hardware implementation - with intermediate verification stages between each of the design
stages. Detailed descriptions of the functions and services provided in each stage are given in the subsections
below.
Figure 4.7: The Ideal High-Level SDR GPU Design Methodology
4.2.4.1 High-Level Modeling
GPU programming tools can be roughly classified into three categories according to the level of abstraction they
support[144]:
1. High abstraction function libraries that provide commonly used algorithms with auto-generated GPU ker-
nels.
2. Low abstraction lightweight GPU programming frameworks where programmers develop GPU kernels from
scratch with no automatic code generation.
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3. High abstraction compiler-based frameworks where GPU kernels are automatically generated by compilers
or language runtime systems, through the use of pragmas, algorithm templates, and sophisticated program
analysis techniques.
The ideal high-level toolkit should support high-level input of SDR DSP algorithms. The developer should be
able to specify an application without worrying about low-level aspects such as garbage collection, device con-
figuration and thread synchronisation. In order to improve ease of use and increase design productivity, highly
parameterised SDR libraries providing commonly used SDR algorithms such as FFT, FIR filter, modulators and
demodulators should be supported. In order to improve the level of expressiveness, it is essential that applica-
tions also be specified according to the synchronous dataflow model of computation which is best suited for DSP
applications[145]. In addition, to reduce development time and cost, it is necessary that the high-level SDR DSP
software specification be written to be easily portable from one GPU platform to another [128].
4.2.4.2 Algorithm Verification
The methodology should provide efficient, reliable and easy to use facilities to debug and profile the SDR waveform
application. The profiler should be of a very high resolution (1e-9) and should be able to measure GPU operations
time and time taken to transfer data between device and host. Facilities for graph and waveform visualisation
should be provided [71].
4.2.4.3 Code Generation
The ideal high-level design methodology should support automatic generation of optimised kernel code targeting
various GPU platforms from the high-level input specification[144]. The code-generator should be capable of
automatically identifying both data-level and task-level parallelism inherent in the input application and exploit it
to produce optimum performance implementation of the SDR DSP application. That is, the ideal design toolkit
should be capable of automating optimum partitioning of the input algorithm into parts that should be deployed
on the CPU and parts that can be accelerated on the GPU. For expert developers, pragmas and other directive
programming techniques should be supported to factor in designer input in the code-generation process [71].
4.3 CHAPTER SUMMARY
This Chapter has discussed conceptualisation and design of a systematised Ideal High-Level SDR Tool-Flow. The
system definition of the Ideal High-Level SDR Tool-Flow produced in this Chapter forms an integral part of the
evaluation methodology used in Chapters 5 and 6 to conduct studies of tool-flows for rapid prototyping of SDR
DSP operations on FPGA and GPU targets respectively.
CHAPTER 5
EVALUATION OF TOOL-FLOWS FOR
RAPID PROTOTYPING SDR DSP
OPERATIONS ON FPGAS
This chapter presents a comparative evaluation of high-level tool-flows for rapid prototyping of SDR DSP oper-
ations on FPGA platforms. The specific tool-flows being investigated are MyHDL and Migen. The evaluation
methodology considers both qualitative and quantitative criteria. The qualitative criteria are based on the proposed
specification of the ideal tool-flow described in Chapter 4, whereas the quantitative criteria are based on a FIR filter
case study. A FIR filter is described, using both MyHDL and Migen, and then synthesised and implemented for
a Xilinx Virtex 7 FPGA using ISE 14.7. Using the case study, the tool-flows are then evaluated and compared in
terms of logic utilisation, power consumption and speed.
Section 5.1 describes the evaluation criteria. Qualitative and quantitative evaluations of tool-flows are presented in
Sections 5.2 and 5.3 respectively, and a summary of the findings of the study is given in Section 5.4.
5.1 EVALUATION CRITERIA
This section describes the qualitative and quantitative criteria that were used to study and compare two high-level
tool-flows for rapid prototyping of SDR DSP on FPGA platforms. The qualitative criteria focus on the essential
features of a good SDR DSP tool-flow; they are described in Subsection 5.1.1. Subsection 5.1.2 describes the
quantitative criteria, based on the FIR filter case study, which were used to evaluate and compare the programming
effort and performance associated with the tools.
5.1.1 Proposed Ideal High-Level FPGA SDR Toolflow
The ideal high-level FPGA SDR tool-flow specification developed in Chapter 4 of this dissertation is used as
the baseline criteria in this chapter to assess the capabilities of candidate high-level design tools for developing
SDR applications on FPGA platforms. Figure 5.1 shows the logical architecture of such an ideal tool-flow. The
specification outlines key requirements, which are grouped into four main categories, namely, high-level modeling,
verification, code generation and design implementation. They should be supported by a standard high-level FPGA
SDR design tool, according to the current state of the art in electronic design automation and SDR technologies.
These requirements are listed in Table 5.1.
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Figure 5.1: Logical architecture of the ideal high-level tool-flow for SDR DSP development on FPGA platforms.
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Table 5.1: System requirements for the high-level FPGA-based SDR design flow.
Design Stage System Requirements
High-Level Modeling Algorithmic-level design entrySystem-level design entry
SDR primitives library
SDR MoCs
Floating to fixed-point conversion
Design Verification High-level model simulationHigh-level model formal verification
HW/SW co-verification
Automatic test-bench generation
Intelligent test-bench
Virtual platforms
Third-party verification tools integration
Code Generation
Software code generation
Hardware code generation
Logic synthesis
FPGA bitstream generation
Domain-specific design optimisations
Generic design optimisations
Design Implementation FPGA bitstream generationThird-party FPGA implementation tools integration
5.1.2 Design Productivity and Performance
Besides the qualitative study, which entails comparing each tool with the ideal tool-flow reference, quantitative
metrics are used to study the design productivity of the tool-flows and the performance of the designs they generate.
Performance is measured in terms of resource use, area utilisation and maximum speed of the FPGA design. A
FIR filter, based on the specification shown in Table 5.2, is used as a case study SDR DSP application. Section 3.2
of the methodology gave detailed descriptions of the quantitative evaluation process and the criteria used for these
FPGA tool-flows.
Table 5.2: FIR filter specification
Design criteria Specification
Type Lowpass
Passband 0 - 8MHz
Stopband 8 - 10MHz
Order 63
Passband ripple 2.3%
Stopband attenuation 40dB
5.2 QUALITATIVE STUDY
This section discusses and compares the features of the two tools (MyHDL in Subsection 5.2.1, and Migen in
Subsection 5.2.2) in light of the baseline desired features of an ideal tool-flow, namely, high-level modeling, verifi-
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cation and code generation. The strengths and limitations of each tool are discussed. Table 5.3 provides a summary
of the study.
5.2.1 MyHDL Evaluation
High-Level Modeling Python’s power and clarity invest MyHDL with rich high-level and Register Transfer
Level (RTL) modeling properties. Both algorithmic and RTL abstraction levels are supported in MyHDL. For
hardware to be synthesisable, and subsequently implementable on an FPGA, MyHDL requires it to be modeled at
RTL, and a designer should stick to a given convertible subset of the syntax [20, 82]
At the core of MyHDL’s support for hardware modeling is the use of Python generators to model hardware con-
currency. Generators can best be understood as resumable functions. MyHDL models a hardware module as a
function that returns generators. For example, in code listing 5.1, the FIR filter module is described as a function
m firfilt, which returns an explicitly clocked generator function rtl sop. This approach makes it easy to support key
hardware modeling features, such as hierarchy, named port association, arrays of instances, and conditional instan-
tiation. To enhance the Python language for hardware modeling further, MyHDL implements classes that define
traditional hardware description concepts, including a signal class to enable communication between generators,
an intbv class to support bit oriented operations and an enumeration class.
In addition to the library, which adds support for traditional hardware description features, MyHDL also provides
a no re-usable built-in primitives library, which targets a specific hardware design domain, such as SDR. However,
in a study[77] , which proves that MyHDL is a viable tool, around which a replacement tool-flow for CASPER to
target radio astronomy DSP can be designed, a SDR MyHDL library consisting of primitives, Ten Gigabit Ethernet,
analog to digital converter (ADC) controllers and FIR filter DSP components has been implemented.
MyHDL provides limited support for models of computation necessary for efficient high-level modeling of SDR
waveforms. Besides Inggs’ work in [74], which prototypes a simplified MyHDL-based tool-flow, which targets
an FPGA-based SDR platform from SDF-based high-level SDR descriptions, there is no support for the dataflow
MoC in MyHDL. Instead, synthesisable hardware is modeled in a discrete-event model of computation at RTL.
Support for the finite state machine (FSM) modeling is straightforward through the use of MyHDL’s enumeration
type and generators.
1 from myhdl i m p o r t ∗
2
3 d e f FIR ( c lock , r e s e t , s i g i n , s i g o u t , c o e f ) :
4 t a p s = [ S i g n a l ( i n t b v ( 0 , min= s i g i n . min , max= s i g i n . max ) )
5 f o r i i i n r a n g e ( l e n ( c o e f ) ) ]
6 # FIR t a p s
7 c o e f = t u p l e ( c o e f )
8 m s h i f t = l e n ( s i g i n )−1
9
10 @always ( c l o c k . posedge )
11 d e f r t l s o p ( ) :
12 i f r e s e t :
13 f o r i i i n r a n g e ( l e n ( c o e f ) ) :
14 t a p s [ i i ] . n e x t = 0
15 s i g o u t . n e x t = 0
16 e l s e :
17 sop = 0
18 f o r i i i n r a n g e ( l e n ( c o e f ) ) :
19 i f i i == 0 :
20 t a p s [ i i ] . n e x t = s i g i n
21 e l s e :
22 t a p s [ i i ] . n e x t = t a p s [ i i −1]
23 c = c o e f [ i i ]
24 sop = sop + ( t a p s [ i i ] ∗ c )
25 s i g o u t . n e x t = ( sop >> m s h i f t )
26 r e t u r n r t l s o p
Listing 5.1: MyHDL FIR filter code example.
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Verification MyHDL supports simulation and verification of hardware designs through three main approaches:
MyHDL’s built-in discrete event simulator, Python’s unit test framework, and co-simulation with traditional HDL
simulators. Formal verification and intelligent test bench techniques are not supported.
MyHDL’s embedded simulator runs ontop of the Python interpreter and supports waveform visualisations, using
the value change dump (VCD) standard. Figure 5.2 shows an example VCD output of the FIR filter case study
design. The VCD file was generated using Migen, and viewed using GTKwave software.
MyHDL brings the power of Python’s unit test framework to digital hardware design. Although popular as a
software verification methodology, unit testing is still uncommon in the FPGA design domain. Unit testing has
several limitations: it can only follow a limited number of execution paths, and therefore it can only test for the
existence of a limited number of errors. In other words, unit testing cannot guarantee the absence of errors [146].
MyHDL can also be used as a hardware verification language for Verilog designs, by co-simulation with exter-
nal HDL simulators. Co-simulation with any HDL simulator that has a procedural language interface (PLI) is
supported. Currently, MyHDL supports co-simulation with two Verilog simulators: Icarus and Cver. MyHDL
supports co-simulation so that test benches for HDL designs can be written in Python. Since test benches do not
need to be synthesisable, this approach allows Python’s rich constructs and scientific libraries, such as Numpy and
Scipy, to be applied to SDR hardware design verification.
Figure 5.2: MyHDL FIR filter RTL simulation results
Code Generation MyHDL provides tools that facilitate automatic generation of synthesisable and portable Ver-
ilog or VHDL code from MyHDL designs. The generated HDL can then be fed into a traditional FPGA design
flow, for synthesis, place and route, and deployment on an FPGA platform. As in other HDLs, MyHDL’s convert-
ible subset is limited, but much wider than the standard synthesis subset. It includes features that can be used for
high-level modeling and test benches.
MyHDL converter operation follows the scheme shown in Figure 5.3. The converter first performs a design elabo-
ration step, without applying convertibility limitations, to obtain a hierarchy of generators in a design. The Python
introspection API is then used in a later step to analyse the hierarchy and convert it into VHDL or Verilog. The
limitations of the convertible subset are only applied to the internal parts of the generators, thus allowing the rich
power of Python to be used outside them.
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Figure 5.3: VHDL and Verilog code generation scheme used by MyHDL
Listing 5.2 shows a snippet of the FIR filter Verilog code generated using MyHDL from the semi high-level input
model. The complete generated code can be seen in Appendix B.1.3. The code is highly readable. It contains
208 SLOC, including the test bench, in comparison to the 120 SLOC for the hand-crafted design. Further, there
is a high correlation in identifier names between the different methods and signals in MyHDL and the produced
Verilog code. This produces good traceability.
1 / / F i l e : f i r f i l t . v
2 / / G e n e r a t e d by MyHDL 0 . 8 dev
3
4 ‘ t i m e s c a l e 1 ns / 1 0 ps
5
6 module f i r f i l t (
7 s i g i n ,
8 s i g o u t ,
9 c lk ,
10 r s t
11 ) ;
12
13
14 i n p u t s i g n e d [ 1 5 : 0 ] s i g i n ;
15 o u t p u t s i g n e d [ 1 5 : 0 ] s i g o u t ;
16 r e g s i g n e d [ 1 5 : 0 ] s i g o u t ;
17 i n p u t c l k ;
18 i n p u t r s t ;
19
20 r e g s i g n e d [ 1 5 : 0 ] t a p s [0 :33−1] ;
Listing 5.2: Verilog FIR filter code generated from the high-level MyHDL specification
5.2.2 Migen Evaluation
High-Level Modeling Migen supports modeling of hardware through the Python-based Fragmented Hardware
Description Language (FHDL). FHDL is Migen’s base language. It provides a formal system to describe signals,
and synchronous and combinatorial operations performed on them. FHDL is not based on any standard model
of computation. Instead, it seeks to address the limitations of the discrete event paradigm with the notions of
combinatorial and synchronous statements, by enabling designers to construct the logic of their designs using a
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Python program. FHDL’s formal system is low-level and close to the synthesisable subset of Verilog, yet combined
with Python, it enables designers to develop complex hardware structures by combining FHDL elements [147, 83].
Modules are supported in MyHDL and play the same role as Verilog modules and VHDL entities. A FHDL module
is a Python object that derives from the Module class, which implements special attributes used by child classes
to describe their hardware logic. Module hierarchy is supported through submodules, specials and instances.
Legacy or third-party HDL code can be reused within Migen’s FHDL design through instantiation. MyHDL
specials – predefined common blocks – allow reuse of pre-defined Migen modules. Migen’s current specials
library contains memory and tri-state input/output (I/O) objects. There is no support for SDR primitives, including
FFT, modulators, demodulators and filters.
Listing 5.3 shows a high-level model of a FIR filter description written in Migen. As can be seen from the list-
ing, Migen allows the use of Python’s rich and simple software programming constructs, such as classes, con-
structors and loops, together with hardware-specific elements, such as combinatorial (self.comb) and synchronous
(self.sync) statements defined in Migen to specify hardware. Unlike in MyHDL, where synchronous components
should be explicitly clocked, in Migen, low-level details such as clock management and sensitivity lists are ab-
stracted away from the designer by default and handled automatically.
1 ’ ’ ’ A s y n t h e s i z a b l e FIR f i l t e r ’ ’ ’
2 c l a s s FIR ( Module ) :
3 d e f i n i t ( s e l f , coef , ws ize =16) :
4 s e l f . c o e f = c o e f
5 # FIR c o e f f i c i e n t s
6 s e l f . ws ize = ws ize
7 s e l f . i = S i g n a l ( ( s e l f . wsize , True ) )
8 # s i g n a l f o r i n p u t samples
9 s e l f . o = S i g n a l ( ( s e l f . wsize , True ) )
10 # s i g n a l f o r o u t p u t samples
11
12 ###
13 muls = [ ]
14 s r c = s e l f . i
15 f o r c i n s e l f . c o e f :
16 s r e g = S i g n a l ( ( s e l f . wsize , True ) )
17 s e l f . sync += s r e g . eq ( s r c )
18 # copy i n p u t samples i n t o t h e FIR r e g i s t e r , s y n c h r o n o u s l y
19 s r c = s r e g
20 c o e f f p = i n t ( c ∗2∗∗( s e l f . ws ize − 1) )
21 # c o n v e r t c o e f f i c i e n t t o f i x e d p o i n t
22 muls . append ( c o e f f p ∗ s r e g )
23 # compute FIR p r o d u c t s
24 s u m f u l l = S i g n a l ( ( 2∗ s e l f . wsize −1, True ) )
25 s e l f . sync += s u m f u l l . eq ( r e d u c e ( add , muls ) )
26 # sum t h e p r o d u c t s , s y n c h r o n o u s l y
27 s e l f . comb += s e l f . o . eq ( s u m f u l l >> s e l f . wsize−1)
28 # w r i t e o u t p u t t o o u t p u t p o r t , c o m b i n a t o r i a l l y
Listing 5.3: Migen FIR filter code example
Verification Verification of high-level Migen models is supported through integration with external simulators.
Unlike MyHDL, Migen does not provide an in-built simulator [83].
To verify functional correctness of a given user FHDL model, Migen first interprets it by converting it into RTL
(Verilog) and then performs a cycle-accurate simulation using Icarus Verilog. Similarly as in MyHDL, waveform
viewing is supported through tracing simulation signals on a VCD file. The rich Python libraries for random
test vector generation, unit-testing and waveform plotting provide excellent facilities that enable the easy creation
of powerful test-benches. Reuse of the high-level Python test-bench is supported, and communication between
Python and the low-level RTL simulators is handled through procedural interfaces, such as Verilog procedural
interface (VPI).
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Code Generation Migen includes a homogenous converter that automatically generates generic, synthesisable
Verilog code from high-level input Python models. VHDL code generation is not supported. The converter ac-
cepts the FHDL structure as input. Migen’s code-generation engine is basic, and has no support for design-space
exploration. Through the Mibuild package, Migen employs scripting to automate seamless integration and inter-
operation with downstream FPGA implementation tools [147].
Listing 5.4 shows a snippet of the synthesisable Verilog FIR filter code generated automatically from the high-level
FHDL description. The generated code describes a circuit of a 16-bit word FIR filter of 30 taps. The complete
generated code can be seen in Appendix B.2.3. The code is highly readable and consists of 206 SLOC, which is
significantly higher than the 120 SLOC for the hand-crafted Verilog code. Like MyHDL, Migen’s code generator
ensures a tight correlation between different identifiers in the original Migen design and the generated Verilog
code, thus resulting in good traceability.
1 /∗ Machine−g e n e r a t e d u s i n g Migen ∗ /
2 module t o p (
3 i n p u t s i g n e d [ 1 5 : 0 ] i ,
4 o u t p u t s i g n e d [ 1 5 : 0 ] o ,
5 i n p u t s y s c l k ,
6 i n p u t s y s r s t
7 ) ;
8
9 r e g s i g n e d [ 1 5 : 0 ] s r e g 0 = 1 ’ d0 ;
10 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 0 = 1 ’ d0 ;
11 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 = 1 ’ d0 ;
12 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 = 1 ’ d0 ;
13 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 = 1 ’ d0 ;
14 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 = 1 ’ d0 ;
15 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 = 1 ’ d0 ;
16 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 = 1 ’ d0 ;
17 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 = 1 ’ d0 ;
18 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 = 1 ’ d0 ;
19 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 = 1 ’ d0 ;
20 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 = 1 ’ d0 ;
21 r e g s i g n e d [ 1 5 : 0 ] s r e g 6 = 1 ’ d0 ;
22 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 6 = 1 ’ d0 ;
23 r e g s i g n e d [ 1 5 : 0 ] s r e g 7 = 1 ’ d0 ;
24 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 7 = 1 ’ d0 ;
25 r e g s i g n e d [ 1 5 : 0 ] s r e g 8 = 1 ’ d0 ;
26 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 8 = 1 ’ d0 ;
27 r e g s i g n e d [ 1 5 : 0 ] s r e g 9 = 1 ’ d0 ;
28 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 9 = 1 ’ d0 ;
29 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 0 = 1 ’ d0 ;
30 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 0 = 1 ’ d0 ;
31 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 1 = 1 ’ d0 ;
32 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 1 = 1 ’ d0 ;
33 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 2 = 1 ’ d0 ;
34 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 2 = 1 ’ d0 ;
35 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 3 = 1 ’ d0 ;
36 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 3 = 1 ’ d0 ;
37 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 4 = 1 ’ d0 ;
38 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 4 = 1 ’ d0 ;
39 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 5 = 1 ’ d0 ;
40 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 5 = 1 ’ d0 ;
41 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 6 = 1 ’ d0 ;
42 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 6 = 1 ’ d0 ;
43 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 7 = 1 ’ d0 ;
44 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 7 = 1 ’ d0 ;
45 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 8 = 1 ’ d0 ;
46 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 8 = 1 ’ d0 ;
47 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 9 = 1 ’ d0 ;
48 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 9 = 1 ’ d0 ;
49 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 0 = 1 ’ d0 ;
50 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 0 = 1 ’ d0 ;
51 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 1 = 1 ’ d0 ;
52 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 1 = 1 ’ d0 ;
53 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 2 = 1 ’ d0 ;
54 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 2 = 1 ’ d0 ;
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55 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 3 = 1 ’ d0 ;
56 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 3 = 1 ’ d0 ;
57 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 4 = 1 ’ d0 ;
58 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 4 = 1 ’ d0 ;
59 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 5 = 1 ’ d0 ;
60 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 5 = 1 ’ d0 ;
61 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 6 = 1 ’ d0 ;
62 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 6 = 1 ’ d0 ;
63 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 7 = 1 ’ d0 ;
64 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 7 = 1 ’ d0 ;
65 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 8 = 1 ’ d0 ;
66 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 8 = 1 ’ d0 ;
67 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 9 = 1 ’ d0 ;
68 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 9 = 1 ’ d0 ;
69 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 0 = 1 ’ d0 ;
70 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 0 = 1 ’ d0 ;
71 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 1 = 1 ’ d0 ;
72 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 1 = 1 ’ d0 ;
73 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 2 = 1 ’ d0 ;
74 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 2 = 1 ’ d0 ;
75 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 3 = 1 ’ d0 ;
76 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 3 = 1 ’ d0 ;
77 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 4 = 1 ’ d0 ;
78 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 4 = 1 ’ d0 ;
79 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 5 = 1 ’ d0 ;
80 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 5 = 1 ’ d0 ;
81 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 6 = 1 ’ d0 ;
82 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 6 = 1 ’ d0 ;
83 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 7 = 1 ’ d0 ;
84 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 7 = 1 ’ d0 ;
85 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 8 = 1 ’ d0 ;
86 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 8 = 1 ’ d0 ;
87 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 9 = 1 ’ d0 ;
88 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 9 = 1 ’ d0 ;
89 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 0 = 1 ’ d0 ;
90 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 0 = 1 ’ d0 ;
91 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 1 = 1 ’ d0 ;
92 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 1 = 1 ’ d0 ;
93 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 2 = 1 ’ d0 ;
94 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 2 = 1 ’ d0 ;
95 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 3 = 1 ’ d0 ;
96 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 3 = 1 ’ d0 ;
97 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 4 = 1 ’ d0 ;
98 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 4 = 1 ’ d0 ;
99 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 5 = 1 ’ d0 ;
100 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 5 = 1 ’ d0 ;
101 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 6 = 1 ’ d0 ;
102 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 6 = 1 ’ d0 ;
103 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 7 = 1 ’ d0 ;
104 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 7 = 1 ’ d0 ;
105 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 8 = 1 ’ d0 ;
106 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 8 = 1 ’ d0 ;
107 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 9 = 1 ’ d0 ;
108 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 9 = 1 ’ d0 ;
109 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 0 = 1 ’ d0 ;
110 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 0 = 1 ’ d0 ;
111 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 1 = 1 ’ d0 ;
112 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 1 = 1 ’ d0 ;
113 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 2 = 1 ’ d0 ;
114 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 2 = 1 ’ d0 ;
115 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 3 = 1 ’ d0 ;
116 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 3 = 1 ’ d0 ;
117 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 4 = 1 ’ d0 ;
118 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 4 = 1 ’ d0 ;
119 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 5 = 1 ’ d0 ;
120 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 5 = 1 ’ d0 ;
121 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 6 = 1 ’ d0 ;
122 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 6 = 1 ’ d0 ;
123 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 7 = 1 ’ d0 ;
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124 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 7 = 1 ’ d0 ;
125 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 8 = 1 ’ d0 ;
126 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 8 = 1 ’ d0 ;
127 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 9 = 1 ’ d0 ;
128 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 9 = 1 ’ d0 ;
129 r e g s i g n e d [ 1 5 : 0 ] s r e g 6 0 = 1 ’ d0 ;
130 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 6 0 = 1 ’ d0 ;
131 r e g s i g n e d [ 1 5 : 0 ] s r e g 6 1 = 1 ’ d0 ;
132 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 6 1 = 1 ’ d0 ;
133 r e g s i g n e d [ 1 5 : 0 ] s r e g 6 2 = 1 ’ d0 ;
134 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 6 2 = 1 ’ d0 ;
135 r e g s i g n e d [ 3 0 : 0 ] s u m f u l l = 1 ’ d0 ;
136
137 / / s y n t h e s i s t r a n s l a t e o f f
138 r e g dummy s ;
139 i n i t i a l dummy s <= 1 ’ d0 ;
140 / / s y n t h e s i s t r a n s l a t e o n
141 a s s i g n o = ( s u m f u l l >>> 4 ’ d15 ) ;
142
143 a lways @( posedge s y s c l k ) b e g i n
144 i f ( s y s r s t ) b e g i n
145 s r e g 0 <= 1 ’ d0 ;
146 c o e f f i c i e n t 0 <= 1 ’ d0 ;
147 s r e g 1 <= 1 ’ d0 ;
Listing 5.4: Verilog FIR filter code generated using Migen.
.
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Table 5.3: Evaluation of high-level design tools for FPGA-based SDR design.
Design Stage System Requirements Migen MyHDL
High-Level
Modeling
Algorithmic-level design entry 3 3
Hierarchical design entry 3 3
SDR primitives library 7 7
SDR MoCs 3 7
Automatic floating-fixed-point conversion 7 7
Design-
Verification
High-level model simulation? 3 3
High-level formal verification 7 7
HW/SW co-verification 7 7
Automatic TB generation 7 3
Intelligent TB 7 7
HDL simulation 7 3
Virtual platforms 7 7
External verification tools integration 3 3
Code-
Generation
SW code generation 7 7
HW code generation 3 3
Logic synthesis 7 7
Domain design optimisations 7 7
Generic design optimisations 7 7
Design-
Implementation
FPGA bitstream generation 7 7
External FPGA implementation tools inte-
gration
3 7
5.3 DESIGN PRODUCTIVITY AND PERFORMANCE STUDY
This section presents a comparative study of the two tool-flows in terms of design productivity, and the performance
of the designs they produce. The goal of high-level design methodologies is to increase design productivity, without
significant degradation in design performance.
5.3.1 Performance Results
This subsection presents the performance results of MyHDL and Migen tool-flows. The performance results
provide a measure of the quality of the HDL designs generated from the two tools. For both MyHDL and Migen,
the generated Verilog FIR code was synthesised and implemented on Xilinx’s xc7vx330t- 3ffg1157 FPGA device
using ISE 14.7, and the performance results in terms of logic utilisation and the maximum achievable design speed
were recorded. Logic utilisation is measured under the number of slice registers, slice LUTs, LUT flip flop pairs,
IOBs, and DSP cores. Power consumption was estimated using Xilinx Power Estimator (XPE).
5.3.1.1 MyHDL
Table 5.4 shows the performance of MyHDL relative to that of a hand-crafted FIR Verilog design.
The results show that the hand-crafted design is significantly better than the MyHDL design under all the metrics.
For example, the number of slice registers, LUTs and LUT flip flops is almost twice that of the hand-crafted design.
The total number of IOBs used by both designs is 34. The MyHDL design has a maximum clock frequency of
14.6MHz, which is significantly lower than the maximum of 904.2MHz for the hand-crafted design.
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Table 5.4: Performance of FIR filter VHDL code generated using MyHDL against that of a hand-crafted design
Hand-crafted FIR MyHDL FIR
SLOC 120 208
Slice registers 150 (1%) 136 (1%)
Slice LUTs 141 (1%) 124 (1%)
IOBs 34 (5%) 34 (5%)
DSP48E1s 1 (1%) 63 (5%)
Minimum period 1.106ns 68.295ns
Maximum frequency 904.2MHz 14.6MHz
Power consumption 0.177W 0.177W
5.3.1.2 Migen
Performance results of the generated Migen design against the hand-crafted FIR HDL are shown in Table 5.5.
The results show that the Migen design logic utilisation is almost equal to that of the hand-crafted design. The
Migen design has a maximum clock frequency of 15.2MHz which is significantly lower than the maximum of
904.2MHz for the hand-crafted design.
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Table 5.5: Performance of FIR filter Verilog code generated using Migen.
Hand-crafted FIR Migen FIR
SLOC 120 206
Slice registers 150 168
Slice LUTs 141 147
IOBs 34 34
DSP48E1s 1 63
Minimum period 1.106ns 65.979ns
Maximum frequency 904.2MHz 15.2MHz
Power consumption 0.177W 0.177W
5.3.1.3 Comparison
The comparative performance results, in terms of target device utilization, between Verilog code generated auto-
matically using MyHDL and Migen tools, are summarised in Figure 5.4.
Figure 5.4: FIR filter FPGA utilization results for migen and MyHDL designs
The results indicate that MyHDL-generated design device utilisation is comparable to and somewhat better than
that of the hand-crafted Verilog design under all metrics, except under DSP slices. The design produced using
Migen has the highest device utilisation under all the metrics. Therefore, these results suggests that in terms of
design are efficiency, MyHDL is slightly better than Migen. According to Tables 5.4 and 5.5, the final MyHDL
and Migen designs have speeds of 14.6MHz and 15.2MHz respectively. Migen is thus slightly better than MyHDL
in terms of speed.
Chapter 5 — Evaluation of Tool-Flows for Rapid Prototyping SDR DSP Operations on FPGAs – 87 –
5.3.2 Design Productivity Results
The results with regard to the effort of developing Migen and MyHDL FIR waveforms and their associated test-
benches are shown in Table 5.7.. The results are estimates, obtained by logging the time taken to code various
parts of the case studies. The time required to describe the FIR filter in Migen is split into 4 for design, and 18 for
developing the test-bench and debugging the filter. The time required to describe the FIR filter in MyHDL is split
into 8 for design, and 20 for developing the test-bench and debugging the filter. The results show that Migen has an
approximate SLOC rate of 4, whereas MyHDL has 3. This suggests that Migen is more suited to fast prototyping
than MyHDL.
Table 5.6: Summary of coding effort for developing and testing the FIR filter waveform in Migen and MyHDL.
Design Coding effort
component Migen MyHDL
FIR Module 21SLOC (4h) 26SLOC (8h)
Testbench 59SLOC (18h) 50 (20h)
Total 80SLOC (22h) 76SLOC(28h)
Table 5.8 shows the respective design productivity for Migen and MyHDL with respect to manual design. Section
3.2.4.1 describes the method and the tools used to determine design productivity. A design productivity of 1.6x is
measured for Migen and 1.4x for MyHDL. This suggests that Migen is slightly more suited for quick prototyping
of SDR DSP than MyHDL. Conversely, the MyHDL based design suffers from 1.1 in quality loss compared to
1.3 for the Migen design. Therefore, although slightly less productive than Migen, MyHDL is slightly better than
Migen in a case where design quality and not productivity is the design goal.
Table 5.7: Summary of coding effort and performance results for the FIR filter waveform in Migen and MyHDL.
Migen MyHDL
NREdt 4 8
NREvt 18 20
SLOCs 80 76
Chars 2650 6263
No. LUTs 147 124
No. Registers 168 136
No. DSP 63 63
Period (ns) 65.979 68.295
Frequency (MHz) 15.2 14.6
Table 5.8: Gain in NRE design timeGNRE , quality loss LQ and design productivity PD of Migen vs manual HDL
and MyHDL vs manual HDL
Migen MyHDL
GNRE 2 1.6
LQ 1.3 1.1
PD 1.6x 1.4x
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5.4 CHAPTER SUMMARY
In this chapter, two high-level tool-flows for rapid prototyping of SDR DSP operations on FPGA platforms were
evaluated. The features of Migen and MyHDL tool-flows were compared and discussed against the proposed
ideal methodology. The results reveals that Migen out-performs MyHDL in terms of high modelling features,
whereas MyHDL is better than Migen when it comes to verification facilities. Both tools are lacking in design
implementation facilities.
The tool-flows were further assessed and compared in terms of design productivity and design performance. A
FIR filter case study was used to assess these. MyHDL implementation was found to be more efficient than the
Migen implementation in terms of logic utilization performance. Migen, however, slightly out-performed MyHDL
in terms of design speed. Design productivity of 1.6x was computed for Migen and 1.4x for MyHDL. The scheme
used to measure design productivity is based on a trade-off between design efficiency and quality. Therefore, the
study suggests that Migen is generally slightly better than MyHDL in terms of providing a balance between fast
prototyping and producing quality designs.
CHAPTER 6
EVALUATION OF TOOL-FLOWS FOR
RAPID PROTOTYPING SDR DSP ON
GPUS
This chapter presents a study of high-level tool-flows for rapid prototyping of SDR DSP operations on GPUs.
Qualitative and quantitative methodologies are used to study and compare the tool-flows, which are evaluated
in terms of their features, against the ideal high-level SDR DSP tool-flow specification developed in Chapter
4. The aim is to determine the extent to which each of the tools supports the key modelling, verification and
implementation features necessary for SDR DSP rapid prototyping on GPUs. In addition, a FIR filter case study is
developed, using each of the tools, and used to evaluate and compare the tools in terms of productivity and quality
of designs produced.
Section 6.1 describes the evaluation criteria, consisting of both the ideal high-level SDR DSP tool- flow specifica-
tion and the FIR filter case study. Qualitative evaluations of the tool-flows are presented in Section 6.2. Sections
6.3 and 6.4 evaluates the tools in terms of their respective coding effort and performance of the application. Lastly,
a summary of the findings of the study is given in Section 6.5..
6.1 EVALUATION CRITERIA
The criteria used to study the tool-flows in this chapter comprise two main categories, viz. qualitative and quan-
titative. The qualitative criteria are used to determine the extent to which the tools support the desirable features
specified in the ideal tool-flow specification. The quantitative study, which is based on a FIR filter case study, is
used to evaluate the actual functionalities of the tools.
6.1.1 Proposed Ideal High-Level GPU SDR Design Flow
The proposed ideal high-level SDR design methodology for GPU targets, shown in Figure 6.1 below, provides
baseline criteria for evaluating selected GPU programming models in this chapter. The methodology captures
clearly, yet simply, the key design goals that should be incorporated in standard SDR GPU design tools: high-level
modeling, design implementation and design testing and verification. The surveys assess the design properties of
each of the selected GPU design tools against the proposed ideal methodology.
6.1.2 Design Productivity and Performance
Apart from the qualitative study, which entails discussing each tool against the ideal tool-flow reference, quanti-
tative metrics are used to study the design productivity of the tool-flows and the performance of the designs they
generate. Performance is measured in terms of kernel execution time, memory transfer time, throughput, and power
consumption of the produced GPU design. A FIR filter of the specification shown in Table 6.1 is used as a case
89
– 90 – Chapter 6 — Evaluation of Tool-Flows for Rapid Prototyping SDR DSP on GPUs
Figure 6.1: Logical architecture of the ideal high-level tool-flow for SDR DSP development on GPUs.
study SDR DSP application. Section 3.3 of the methodology provides a detailed description of the quantitative
evaluation process and criteria for the GPU tool-flows.
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Table 6.1: FIR filter specification.
Design criteria Specification
Type Lowpass
Passband 0 - 8MHz
Stopband 8 - 10MHz
Order 63
Passband ripple 2.3%
Stopband attenuation 40dB
6.2 QUALITATIVE STUDY
The proposed ideal high-level SDR design methodology for GPU targets provides the baseline criteria for evalu-
ating selected GPU programming models in the subsequent subsections. The methodology captures, in detail, key
design goals that should be incorporated in standard SDR GPU design tools under four categories: high-level mod-
eling, design implementation and design testing and verification. These tool-flow evaluations are carried out by
assessing the design properties of each of the selected GPU design tools against the proposed ideal methodology.
6.2.1 CUDA
High-Level Modeling CUDA provides a software layer that enables developers to write C/C++ high-level ap-
plication software that transparently scales its parallelism to leverage existing number of processing cores on a
GPU device. The layer provides three key abstractions – a hierarchy of thread groups, shared memories and barrier
synchronization. These are exposed to the programmer as a minimal set of language extensions that grant direct
access to the GPU’s virtual instruction set and parallel computation elements for the execution of compute kernels.
CUDA contains over 5000 GPU-accelerated primitives that provide highly optimised functions in various domains
including linear algebra, image and signal processing (SDR).
The CUDA API provides keywords that let kernels get indices of the running threads: threadIdx.x and blockDim.x.
Specifically, threadIdx.x gives the index of the current thread within its block and blockDim.x stores the number
of threads in the block. As shown in the code listing , these keywords are used to slice the incoming block of data
samples across multiple FIR processing threads. The C++’s 64 bit double precision floating point type was used to
store the filter coefficients, input and output filter data.
Listing 6.1 shows a code snippet of a CUDA implementation of a FIR filter.
1 /∗
2 CUDA FIR f i l t e r k e r n e l
3 d d a t a : i n p u t sample on d e v i c e p in ned memory
4 d f f C o e f f : FIR c o e f f i c i e n t s on d e v i c e p in ne d memory
5 d f i l t e r e d D a t a : FIR o u t p u t on p i nn ed d e v i c e
6 ∗ /
7
8 g l o b a l vo id f i l t e r D a t a ( d oub l e ∗ d d a t a ,
9 do ub l e ∗ d f f C o e f f ,
10 do ub l e ∗ d f i l t e r e d D a t a ,
11 c o n s t i n t f f L e n g t h ,
12 c o n s t i n t f i l t e r e d D a t a L e n g t h ) {
13 do ub l e sum = 0 . 0 0 ;
14 do ub l e ∗ d f f C o e f f p = d f f C o e f f ;
15 do ub l e ∗ d d a t a p = d d a t a ;
16
17 i n t i n d e x = t h r e a d I d x . x ;
18 / / s e t i n d e x of c u r r e n t t h r e a d i n t h e b l o c k
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19 i n t s t r i d e =blockDim . x ;
20 / / s e t t h r e a d s t o p r o c e s s d a t a i n e q u a l chucks a c c o r d i n g t o t h e i r number
21 f o r ( i n t n = i n d e x ; n < f i l t e r e d D a t a L e n g t h ; n+= s t r i d e ) {
22 / / l e t t h i s t h r e a d b e g i n a t i t ’ s i n d e x and compute FIR o u t p u t
23 d f f C o e f f p = d f f C o e f f ;
24 do ub l e ∗ a c t i v e i n s a m p=&d d a t a p [ f f L e n g t h−1+n ] ;
25 sum =0.0 f ;
26 f o r ( i n t i =0 ; i<f f L e n g t h ; i ++){
27 / / compute FIR sum of p r o d u c t s
28 sum+=(∗ d f f C o e f f p ++) ∗ (∗ a c t i v e i n s a m p−−) ;
29 }
30 d f i l t e r e d D a t a [ n ]= sum ;
31 / / s t o r e r e s u l t o f t h i s t h r e a d
32 }
33 }
Listing 6.1: CUDA FIR filter implementation.
Implementation Implementation of an application from a high-level CUDA C/C++ specification is a straight-
forward process, which is achieved through NVIDIA’s CUDA Compiler (NVCC). NVCC is based on the widely
used LLVM open source compiler infrastructure, and translates application specifications written in CUDA C/C++
into parallel thread execution (PTX) code, which the GPU driver compiles into a suitable binary that can be run on
the processing cores.
Verification CUDA supports an executable specification. A CUDA application is written in C/C++ language,
and augmented with several functions and types and other constructs to support GPU programming. Functional
validation of the application can be easily done by compiling and executing the program and analysing the output.
6.2.2 OpenCL
High-level Modeling OpenCL is a framework for developing applications that execute across a range of device
types made by different vendors. It supports a wide range of levels of parallelism and efficiently maps to homoge-
neous or heterogeneous, single- or multiple-device systems, consisting of CPUs, GPUs, and other types of devices,
which are limited only by the imagination of vendors. The OpenCL definition offers both a device-side language
and a host management layer for the devices in a system.
The OpenCL version of the FIR waveform, shown in Listing 6.2, was coded in C++. Similar to the CUDA
API, OpenCL provides methods that enable software developers to exploit data-level parallelism in algorithms:
get local id, get global id. Specifically, get local id(a), returns the unique work-item ID within a specific work-
group for dimension a and get global id(b) gives the unique global work-item ID value for dimension b.
1 /∗
2 OpenCL FIR f i l t e r k e r n e l
3 i n p u t : i n p u t samples
4 c o e f f : FIR c o e f f i c i e n t s
5 o u t p u t : FIR o u t p u t samples
6 l e n g t h s : t h r e a d s b l o c k d i m e n s i o n s
7 ∗ /
8 k e r n e l vo id f i r ( g l o b a l do ub l e ∗ i n p u t ,
9 g l o b a l do ub l e ∗ o u t p u t ,
10 g l o b a l do ub l e ∗ c o e f f ,
11 g l o b a l i n t ∗ l e n g t h s ) {
12
13 i n t idx , acc ;
14 acc = 0 ;
15 i d x = g e t g l o b a l i d ( 0 ) ;
16 / / s e t i n d e x of t h i s t h r e a d i n t h e b l o c k
17 do ub l e sumprod =0;
18 /∗ compute FIR sum of p r o d u c t s f o r t h i s t h r e a d ∗ /
19 f o r ( i n t j = 0 ; j<l e n g t h s [ 1 ] ; j ++){
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20 sumprod += i n p u t [ idx−j ] ∗ c o e f f [ j ] ;
21 }
22 / / s t o r e r e s u l t i n o u t p u t b u f f e r
23 o u t p u t [ i d x ] = sumprod ;
24 }
Listing 6.2: OpenCL FIR filter implementation
Verification Functional validation of OpenCL’s high-level waveform specifications can be simply performed by
compiling and executing the C/C++ specification. In addition, OpenCL provides various tools for application
debugging and profiling.
An OpenCL SDR DSP application can include kernels and a large amount of IO between the host and the device.
Profiling such an application can help to improve performance by helping to identify bottlenecks and parallelisable
parts of the application. The OpenCL API provides some basic features for application profiling, and also provides
facilities for using the operating system’s APIs to time sections of code. For example, AMD Accelerated Parallel
Processing (APP) Profiler [148] is a performance analysis tool that gathers data from the OpenCL runtime and
AMD Radeon GPUs during the execution of an OpenCL application. AMD APP KernelAnalyzer [149] is a static
analysis tool for compiling, analyzing and disassembling an OpenCL kernel for AMD Radeon GPUs.
Implementation OpenCL currently supports CPUs that include x86, ARM, and PowerPC, and it has been
adopted into graphics card drivers by both AMD (where it is called the APP SDK) and NVIDIA. AMD APP
SDK is a software development kit by AMD for accelerated parallel processing (APP) providing support for not
only GPUs, but also heterogeneous platforms. Support for OpenCL is rapidly expanding, as a wide range of plat-
form vendors have adopted OpenCL, and support or plan to support it for their hardware platforms. These vendors
fall within a wide range of market segments, from the embedded vendors (ARM and Imagination Technologies)
to the high performance computing (HPC) vendors (AMD, Intel, NVIDIA, and IBM). The architectures supported
include multi-core CPUs, throughput and vector processors, such as GPUs, and fine-grained parallel devices, such
as FPGAs.
6.3 CODING EFFORT RESULTS
A comparison of the coding effort required to develop both the kernel and the host test bench parts of the FIR
filter in CUDA and OpenCL is given in Table 6.2. The results are approximates obtained by logging the amount
of development time spent on each tool. Time spent by the author researching and getting to know the three tools
was not included.
Table 6.2: Summary of coding effort for developing and testing the FIR filter waveform in CUDA and OpenCL.
Design Coding effort
component CUDA OpenCL
Kernel 13SLOC (0.5h) 8SLOC (0.5h)
Host test bench 200SLOC (28h) 330 SLOC (96h)
Total 213SLOC (28.5h) 338SLOC (96.5h)
6.4 PERFORMANCE RESULTS
This section presents the performance results of the CUDA and OpenCL tool-flows. The performance of the tools
is measured in terms of kernel and memory transfer times, throughput and power consumption.
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6.4.1 Execution Times
Table 6.3 shows the times taken by both the host CPU and GPU to process a given number of test input samples
for CUDA and OpenCL programming methodologies under the paged host memory and paged device memory
transfer configuration. From the results, it can be seen that the CUDA-based FIR application is always better than
the OpenCL counterparts in both kernel processing and memory transfer efficiency. In particular, the results depict
that CUDA is approximately six times better than OpenCL in terms of kernel execution and two times in terms of
data transfer performance. CUDA’s higher kernel execution rate shows that CUDA, compared to OpenCL, is able
to parallelise the kernel more efficiently on the NVIDIA device.
CUDA’s out-performance of OpenCL in both kernel processing and transfer efficiency can be explained in terms
of CUDA’s alignment and specialisation to the test platform architecture, NVIDIA GPU. CUDA is designed for
NVIDIA’s GPUs whereas OpenCL is more generic and flexible, not tied to any GPU architecture, but targets
heterogeneous platforms comprising of a combination of GPPs, DSPs, FPGAs and GPUs. Therefore, the CUDA-
based FIR kernel, in comparison to the OpenCL-based one, is able to extract more performance out of the GPU by
taking advantage of the uniform and well-known NVIDIA GPU architecture.
Table 6.3: FIR filter kernel and memory transfer times for CUDA and OpenCL under paged host to device and
device to host memory transfer.
Input CUDA CUDA OpenCL OpenCL
samples GPU (ms) Mem (ms) GPU (ms) Mem (ms)
8k 0.088482 0.023522 0.482 0.033
16k 0.149581 0.047149 0.899 0.072
32k 0.269409 0.087457 1.694 0.132
64k 0.478915 0.168387 3.326 0.257
128k 0.935561 0.33057 6.555 0.505
Figure 6.2 shows the percentage time spent executing the FIR filter kernel on the GPU versus that taken transferring
data to and from between the GPU and the host CPU for the CUDA tool-flow. A similar graph is shown in Figure
6.3 for the OpenCL tool-flow. For CUDA, the results show that the percentage amount of time spent on memory
transfer operations increases with an increase in input data size. With OpenCL on ther other hand, the percentage
amount of time spent either processing a kernel or transferring memory to or from the host remains generally
constant throughout different input sizes. This implies that, of the three main parallel speed-up responses, namely
super-linear, linear and sub-linear, both OpenCL and CUDA are sub-linear and thus scale well with an increase in
problem size. However, the results further depict that CUDA’s computational ability wears off faster than OpenCL’s
with an increase in input size, suggesting that OpenCL, though slower than CUDA, is more robust.
Table 6.4 shows the times taken by both the host CPU and GPU to process a given number of test input samples
for CUDA and OpenCL programming methodologies under the pinned host memory and pinned device memory
transfer configuration. According to the results, the CUDA-based application still outperforms its OpenCL coun-
terpart under both kernel processing and memory transfer for all input sizes. The results further show that the
kernel performance of the CUDA-based application has approximately doubled, with a change from the paged to
the pinned memory transfer scheme. CUDA is now atleast ten times faster than OpenCL with pinned memory.
OpenCL’s kernel performance on the other hand, is generally not benefited by the change from paged to pinned
memory transfer scheme. This implies that the CUDA programming interface, because of being tailored for the
NVIDIA devices only, is able to detect pinned memory configuration on such device and use it to optimise kernel
execution.
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Figure 6.2: Percentage of time taken by the GPU processing the FIR filter kernel vs time taken performing memory
transfers between host and device for increasing input sizes under CUDA.
Table 6.4: FIR filter kernel and memory transfer times for CUDA and OpenCL under pinned host to device and
device to host memory transfer.
Input CUDA CUDA OpenCL OpenCL
samples GPU (ms) Mem (ms) GPU (ms) Mem (ms)
8k 0.04272 0.027232 0.482 0.033
16k 0.081474 0.04752 0.899 0.072
32k 0.15799 0.081938 1.694 0.132
64k 0.2891 0.16889 3.326 0.257
128k 0.58281 0.33051 6.555 0.505
6.4.2 Throughput
The throughputs of CUDA and OpenCL are compared in Figure 6.4. Throughput gives a measure of the rate of
processing given input data. Given that the input samples were stored as 8 bits integers, throughput in kilobits per
second was computed.
The results show that, for each problem size, the CUDA FIR waveform processes more bits per second than the
OpenCL waveform. In fact, the throughput of the CUDA version increases proportionately to the problem size,
until the largest problem size of 128k samples, where it begins to diminish. Conversely, the throughput of the
OpenCL version remains virtually constant for all the problem sizes.
6.4.3 Power Consumption
Table 6.5 shows the GPU power consumption results for CUDA and OpenCL for an increasing number of input
samples. Each measurement was taken ten times and the average recorded in order to increase the precision of the
results. K20Power only measures the time taken by the GPU to process the FIR kernel for given input samples and
thus the results do not include the power drawn by the CPU in transferring input data to and output data from the
device. The results suggests that CUDA is slightly more power efficient that OpenCL.
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Figure 6.3: Percentage of time taken by the GPU processing the FIR filter kernel vs time taken performing memory
transfers between host and device for increasing input sizes under OpenCL.
Table 6.5: Power consumption results for CUDA and OpenCL
Tool Inputs Power (W)
CUDA 8k 72.726526541916k 72.8264906761
32k 72.549415315
64k 73.236578341
128k 71.4304684381
OpenCL
8k 73.3289380378
16k 71.867180597
32k 72.5935341095
64k 71.7220846855
128k 72.9625904528
6.5 CHAPTER SUMMARY
In this chapter, a comparative study of two high-level tool-flows, namely, CUDA and OpenCL, for rapid prototyp-
ing of SDR DSP functions on GPU platforms has been presented. The study first involved a qualitative analysis of
the features of each tool, comparing them against baseline criteria. Furthermore, a FIR filter case study was im-
plemented, using each of the tools; this was used to evaluate the performance and programming effort associated
with each tool.
The study has revealed that, in terms of fast prototyping, CUDA out-performs OpenCL by enabling the designer
to quickly write a bit more SLOC than OpenCL. CUDA is more high-level than OpenCL and provides more
abstractions of the underlying low-level architectural details. In addition, the performance of the CUDA-based
application is better than its OpenCL equivalent. CUDA is optimised for specific GPU devices (NVIDIA) and
therefore in comparison to OpenCL, which is designed for generic heterogeneous hardware platforms, it is able to
extract higher degrees of computational and transfer performance on an NVIDIA test platform as is the case in this
study.
Chapter 6 — Evaluation of Tool-Flows for Rapid Prototyping SDR DSP on GPUs – 97 –
Figure 6.4: FIR filter throughputs for CUDA and OpenCL.
CHAPTER 7
CONCLUSION AND FUTURE WORK
High-level design tool-flows are one of the main solutions used in both industry and academia to reduce the current
design productivity challenges affecting modern high-performance platforms. Multicore GPPs, FPGAs and GPUs
are some of the main modern hardware platforms that possess high computational density. There is a large number
of these tool-flows in the literature, and many of them are based on different techniques. In order to help application
designers to make good decisions with regard to these tool-flows, a comparative study of the existing solutions is
necessary. SDR is one of the emerging application domains that are characterised by high processing demands,
and thus it is one of the main users of modern high-performance hardware platforms. In fact, FPGAs and GPUs
are two main platforms that are commonly used to implement high-speed SDR waveforms.
In this dissertation, a comparative study of high-level tool-flows for the rapid prototyping of SDR DSP operations
on FPGAs and GPUs has been presented. Migen and MyHDL were studied under FPGA-based tool-flows and
OpenCL and CUDA were studied under GPU-based tool-flows. A systematised specification of an ideal high-level
SDR DSP tool-flow has been developed and used as the criteria to evaluate the features of the tools qualitatively.
In addition, a FIR filter case study was implemented in each of the tools and used to study and compare the tools
quantitatively, in terms of design productivity and design performance.
7.1 IDEAL HIGH-LEVEL TOOL-FLOW SPECIFICATION
One of the primary objectives of this dissertation was to conceptualise a systematised ideal tool-flow for developing
SDR applications on heterogeneous GPP+FPGA and GPP+GPU accelerator platforms.
7.1.1 FPGA Tool-Flow
In Chapter 4, a systematised ideal tool-flow for developing SDR DSP applications on GPP+FPGA based platforms
was conceptualised. Figure 7.1 shows the logical architecture of the proposed tool-flow system. It consists of a set
of requirements grouped into four main categories: high-level modeling, code generation, design implementation
and design verification. The complete system engineering process followed to specify the proposed tool-flow is
documented in Appendix A.
7.1.2 GPU Tool-Flow
In Chapter 4, a systematised ideal tool-flow for developing SDR DSP applications on GPP+GPU based platforms
was conceptualized. Figure 7.2 shows the logical architecture of the proposed tool-flow system. It is characterised
by a set of requirements, grouped into four main categories: high-level modeling, code generation, design imple-
mentation and design verification. Appendix A documents the complete system engineering process followed to
conceptualise the tool-flow.
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Figure 7.1: The logical architecture of the proposed ideal high-level tool-flow for developing SDR DSP applica-
tions on FPGA platforms.
7.2 EVALUATIONS OF EXISTING SDR DSP TOOL-FLOWS
In addition to developing systematised specifications for high-level tool-flows for mapping SDR waveforms on
FPGA and GPU platforms, another main objective of this dissertation was to survey the selected existing FPGA
and GPU tools.
7.2.1 FPGA SDR DSP Tools
A wide variety of high-level tools targeted at FPGA platforms was presented in Chapter 2 of this dissertation.
Two of these, viz. Migen and MyHDL, were selected and surveyed in Chapter 5 to evaluate their capabilities to
streamline the process of developing SDR waveforms on FPGA platforms. Detailed results of the survey can be
seen in sections 5.2 and 5.3.
Both Migen and MyHDL support 8 out of the 22 required ideal SDR DSP tool-flow features for FPGA targets. A
close analysis of the results revealed that Migen out-performs MyHDL with regard to high-level modeling features.
Firstly, Migen’s FHDL input language is relatively high-level and also easier to learn and to use than MyHDL’s
design entry syntax, which closely resembles the standard VHDL and Verilog HDLs. Further, although it was still
in the developmental stage at the time of writing this dissertation, Migen provides support for the dataflow model
of computation, which is an integral feature of ideal SDR DSP design tools. Conversely, MyHDL was found to
be slightly better than Migen with regard to design verification. Although they both support simulation of the
high-level SDR waveform models and waveform viewing through Python plots and the VCD standard, MyHDL
further supports HDL co-simulation and automatic generation of the HDL testbench.
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Figure 7.2: The logical architecture of the proposed ideal high-level tool-flow for developing SDR DSP applica-
tions on GPU platforms.
The performance of the FIR filter waveform firmware produced by MyHDL was found to be slightly better than that
obtained from Migen in terms of logic resources utilisation. Migen, in contrast, slightly out-performed MyHDL in
terms of design speed. Design productivity of 1.6x was computed for Migen and 1.4x for MyHDL. The scheme
used for design productivity measurement is based on a trade-off between design efficiency and quality. Therefore,
the study suggests that Migen is generally slightly better than MyHDL in terms of providing a balance between
fast prototyping and producing quality designs.
7.2.2 GPU SDR DSP Tools
CUDA and OpenCL were selected and surveyed in Chapter 6 to assess their capabilities to streamline development
of SDR waveforms on GPU platforms. Detailed results of the evaluations can be seen in sections 6.2, 6.3 and 6.4.
The overall performance of the FIR filter waveform developed using CUDA was better than the OpenCL imple-
mentation under an equal number of processing cores. In terms of the total running time, including both host and
GPU work, CUDA was about 7 times faster than OpenCL for the maximum number of input samples. CUDA ker-
nels were executed 10 times faster than OpenCL for the maximum number of input samples. Data transfer to and
from the GPU was found to be 1.5 times faster in CUDA than in OpenCL. However, in terms of power consump-
tion, no difference was observed between CUDA and OpenCL: an average active power of 72W was measured for
both.
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7.3 CONCLUSION
The overarching objective of this dissertation was to evaluate and compare the capabilities of a selection of high-
level design tools to streamline development of SDR DSP waveforms on FPGA and GPU platforms. Our approach
involved, firstly, defining the evaluation criteria by specifying the ideal SDR DSP tool-flow systems for FPGA
targets as well as GPU targets, and then using the specifications along with the FIR filter case study to perform the
evaluations.
For GPU targets, the study has revealed that in terms of fast prototyping SDR DSP algorithms for GPU platforms,
CUDA out-performs OpenCL on NVIDIA test platform. CUDA is more high-level than OpenCL and provides
more abstractions for the underlying low-level hardware. In addition, the performance of the CUDA-based FIR
implementation is better than its OpenCL counter-part.
For FPGA targets, our results show that, although still lacking in several essential element such as co-simulation
and intelligent test-bench, Migen is generally more viable than MyHDL for high-level development of SDR wave-
forms.
7.4 FUTURE WORK
7.4.1 Increase number of case study programmers for statistical significance
Due to time and human resource limitations, the author was the sole programmer of the case study applications
used in this dissertation. In order to improve the statistical significance of the tool-flow studies, however, it would
be better that the design productivity and performance evaluations of the tool-flows be based on multiple case study
implementations by multiple programmers.
7.4.2 Use more and larger case study application
Due to time limitations, the study focused on using only the FIR filter as a representative SDR DSP application for
the case studies. Although widely used in similar studies, the FIR filter alone is not enough. There is a need to use
the FIR filter alongside more and larger operations, such as the Viterbi decoder.
7.4.3 VHDL code generation capability for Migen
Migen is more suited to high-level FPGA design than MyHDL. Currently, however, it only provides support for
Verilog code generation from high-level FHDL descriptions. In order to make it available to a wider community
of hardware designers, it is necessary or VHDL code generation capability to be implemented.
7.4.4 SDR DSP primitives for Migen
Migen currently provides a limited set of SDR DSP primitives. In order to facilitate faster prototyping of FPGA-
based SDR waveforms using Migen, new DSP primitives must be added to the library.
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APPENDIX A
SYSTEMATIC DESIGN OF AN IDEAL
HIGH-LEVEL SDR TOOL-FLOW
A.1 STAKEHOLDERS IDENTIFICATION
A system may have different stakeholders throughout its life cycle. Therefore, in order to develop a more com-
prehensive set of requirements, it is necessary to consider all stages of the life cycle model when identifying the
stakeholders of a system [106].
Every system has its own stages of life, which typically include stages such as concept, development, production,
operations, sustainment, and retirement. For each stage, a list of all stakeholders having an interest in the future
system must be identified. The goal is to get every stakeholder’s point of view for every stage of the system life
in order to consolidate a complete set of stakeholder needs that can be prioritized and transformed into the set of
stakeholder requirements as exhaustively as possible [106]. For the Ideal High-Level SDR Tool-Flow system, the
considered life cycle stages are: engineering, development, operation and maintenance.
Stakeholder classes for the ideal high-level SDR tool-flow system were identified by considering each stage of the
system life cycle and identifying a list of main stakeholders who have an interest in the system. See Table A.1 for a
list of identified stakeholders. The list is not exhaustive, but it is large enough to aid in developing a comprehensive
requirements basis for the ideal tool-flow.
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Table A.1: Identification of Stakeholders for the Ideal High-Level SDR Design Flow.
Life Cycle Stage Stakeholders
Engineering
EDA tools engineers
EDA standards bodies
SDR waveform developers
FPGA-based SDR platform makers
Development EDA tools developersEDA standards bodies
Operation EDA SDR waveform developersEDA Researchers
Maintenance EDA tools developers
The stakeholders are further organised into four main classes which are described below.
• End-Users - this group consists of end-users of the ideal high-level SDR tool-flow. Members are: DSP gate-
ware engineers (MeerKAT [127] digital-backend (DBE) team); SDR researchers (Software-Defined Radio
Group at the University of Cape Town).
• Research & Development - this group comprises scientists and engineers who are involved in the design and
construction of the ideal high-level SDR tool-flow. Members are: High-level hardware design technology
researchers; SDR researchers; Software engineers; Gateware engineers.
• Hardware Manufacturers - this group consists of manufacturers of chips and boards that are used to im-
plement SDR applications. Members are: SDR FPGA board makers (UCT RHINO team, ROACH team);
manufacturers of FPGA devices (Xilinx, Altera).
• Standardisation Bodies - this group comprises relevant standardisation bodies who direct the design and
development of compatible, interoperable and good quality design tools and applications. Members are:
SDR standardisation bodies (Wireless Innovation Forum [128]); FPGA EDA standardisation bodies.
A.2 ORIGINAL STAKEHOLDER REQUIREMENTS
The purpose of the Stakeholder Needs and Requirements Definition process is to define the stakeholder re-
quirements for a system that can provide the capabilities needed by users and other stakeholders in a defined
environment [106]. For this project, requirements interviews and workshops were held with representative
members from the various stakeholder groups to elicit requirements for the Ideal High-Level SDR Tool-Flow
system. Additional requirements were obtained through a review of the literature. Figures A.10, A.3, A.4
and A.1 show the original tool-flow requirements from the end-users, research and development, hardware
manufactures and standardisation bodies respectively.
A.2.1 Standardisation Bodies
SDR has evolved and matured significantly to the point where it is gaining more application in a wider
variety of practical systems [8]. It is expected that adoption and deployment of SDR technology in place
of the traditional radio architecture will continue to increase [142]. However, lack of standards slows down
faster and wider adoption of SDR [3]. For example, in the absence of well defined standards, selecting
and adopting a specific SDR hardware platform is risky because it might be difficulty to impossible to
port software written for that platform to another SDR platform. Therefore, standardisation in SDR should
address the following three main different parts of an SDR waveform life cycle [3]:
1. Describe the waveform. A waveform description should be entirely hardware independent but contain
all the necessary information to implement the waveform on appropriate hardware.
2. Implement the waveform. Waveform implementation should be done in a relatively hardware-independent
environment to facilitate portability to differ- ent hardware platforms.
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3. Control the waveform. Once the waveform is operating, its features may be modified at runtime.
According to the international technology roadmap for semiconductors [35], the current design technology
challenges include design productivity, power consumption, manufacturability, reliability,and interference.
The ITRS emphasises a need for new design techniques and tools capable of supporting system-level spec-
ification of designs, new efficient verification techniques including executable specification, ESL formal
verification and intelligent testbench. In addition, the roadmap motivates that design reuse and ability to au-
tomatically generate implementation designs from system-level specifications are among key requirements
for future design technologies aimed at addressing the current design technology challenges.
The Wireless Innovation Forum (WinnForum) [128] states that one of the top ten most wanted innovations
for SDR technology involves a set of techniques and tools for efficient porting of waveform applications
between embedded heterogeneous platforms [43]. Software architecture and design paradigms must evolve
to integrate the software design model with the physical radio architecture to address platform-specific re-
quirements and differences in the current versus the target radios that impact software porting. Further,
according to WinnForum, in order to reduce development time and cost, it is important that the software
written be “easily” portable from platform to platform. In order to achieve this objective, software archi-
tecture and design paradigms must evolve to encompass multiple programming languages such as C, C++
and HDL. In addition, design paradigms should allow for multiple design approaches such as multi-threaded
applications on GPP or concurrent state machine designs for an FPGA. Design paradigms should also inte-
grate the software model with a systems model of the physical radio architecture to address platform-specific
requirements and differences in the current versus the target radios that impact software porting.
Figure A.1: Original Standardisation Bodies stakeholder group requirements for the Ideal High-level SDR Tool-
Flow.
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A.2.2 Users
Some of the key current challenges associated with SDR DSP development tools and flows are from the
user’s perspective. Users range from SDR DSP application designers without solid expertise in low level
hardware details yet conversant in software programming languages to those with low-level hardware skills
and are comfortable with low-level development languages such as VHDL for logic devices, C and assembly
and for processor architectures.
Traditional development tool-flows typically support development at lower levels of abstraction and provide
minimal support for portability. They often have a steep learning curve particularly to users lacking in
understanding of lower level details of implementation hardware platform. For example, it is very difficult
to use VHDL/Verilog to develop a simple low-pass filter and deploy it on an FPGA-based SDR platform
without prior knowledge of digital design concepts such as logic gates, clock management and synchronous
and asynchronous operations.
Therefore, the ideal high-level SDR DSP tool-flow should provide ability to abstract the designer from the
low-level hardware-specific issues and allow the focus to be on fast development of waveforms. In order to
achieve this, the tool-flow should be easy to use, support design reuse, and support design entry at higher
levels of abstraction yet without resulting in significant losses in the quality of designs.
Figure A.2: Original End-Users stakeholder group requirements for the Ideal High-level SDR Tool-Flow.
A.2.3 Research and Development
In a work [77] that concern development of a high-level development framework for SDR DSP, it is proposed
that the framework should:
– be able to target different hardware platforms. Particularly, for FPGA platforms both Altera and Xilinx
FPGAs should be supported.
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– provide a one-click solution to compile a design. The aim is to abstract the designer from the complex
underlying intermediary building tools and allow the focus to be directed on development of the SDR
DSP application.
– support ability to model, simulate and verify designs using a high-level language. This is a key require-
ment given that part of the productivity gap challenge is due to the increasingly high verification effort
which is difficult to reduce at lower design abstraction levels due to long simulations times.
– provide a set of parameterised libraries. The libraries are required to promote design reuse and thus aid
in the rapid implementation of systems.
– provide a streamlined solution from design to implementation. Given that there are typically many
steps in the process of transforming a set of SDR DSP application requirements to a working software
implementation on a hardware platform, the framework should streamline the process and provide the
designer with an integrated complete and easy to use environment.
[3] proposes an ideal tool-flow for SDR development comprising of requirements definition, requirements
flowdown, architecture specification, system simulation, firmware development and system verification.
Figure A.3: Original Research & Development Team stakeholder group requirements for the Ideal High-level SDR
Tool-Flow.
A.2.4 Hardware Manufacturers
SDR DSP hardware manufacturers comprise of all who make processors and platforms targeted at SDR
DSP applications. Considering the RHINO SDR platform as an example, the following requirements for the
high-level tool-flow system were proposed [74]: high-level formal design specification, ability to implement
the design on an actual hardware platform, ability to port the design across multiple platforms.
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Figure A.4: Original Hardware Manufacturers stakeholder group requirements for the Ideal High-level SDR Tool-
Flow.
A.3 FUNCTIONAL ANALYSIS
The purpose of the functional analysis process is to define what a system or it’s element does. Functional
analysis serves as the basis for the technical and functional and operational requirements of the system. It
entails defining the system’s functions using an active verb and measurable noun. Several techniques can
be used to enhance functional analysis including organising the functions in a work break-down structure
(WBS), function analysis system technique (FAST) and a functional architecture diagram. A functional
architecture diagram is used in this project. The diagram presents, from a behavioural point of view, all
the key tool-flow system functions and interfaces in a hierarchical way. It further shows parent and child
relationships between functions.
An analysis of the original stakeholder tool-flow requirements reveals that the requirements can be organ-
ised into five main functional categories namely, hardware abstraction, floating to fixed-point conversion,
design verification, code generation and design optimisations. Figure A.5 shows this high-level functional
decomposition of the tool-flow system.
Hardware abstraction refers to the requirement for the tool-flow system to abstract as much of the underlying
low-level hardware details from the SDR designer as possible. For example, the tool-flow should enable the
designer to describe an SDR application without having to explicitly handle low-level particulars such as
clock management for FPGA designs and synchronisation between GPU cores.
A.4 SYSTEM REQUIREMENTS
This section presents the system requirements of the Ideal High-Level FPGA SDR Toolflow system. The
requirements describe the complete system-level functions that the Toolflow as a whole should fulfil in
order to meet the stakeholder needs and requirements. The system requirements are expressed in technical
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Figure A.5: High-Level FPGA-Based SDR DSP Toolflow Functional Requirements
language that is useful for architectural design and are derived from the originating stakeholder requirements
and captures both the functional and non-functional needs of the system.
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Figure A.6: Hardware abstraction.
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Figure A.7: Design verification.
Figure A.8: Design optimisations.
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Figure A.9: Code Generation.
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Figure A.10: High-level FPGA-based SDR DSP Toolflow functional structure and interface diagram.
APPENDIX B
FPGA TOOLS - SOURCE CODE
Source code for the FIR filter case studies conducted across each of the six high-level design tools being
evaluated in this dissertation is presented in detail in this appendix. The appendix includes code for the
high-level FIR filter design specification and associated high-level test-bench and the generated hardware
(VHDL/Verilog) or software (for tools lacking hardware targeting) and test-bench.
B.1 MYHDL
B.1.1 FIR Filter High-Level Specification
1 from myhdl i m p o r t ∗
2
3 d e f FIR ( c lock , r e s e t , s i g i n , s i g o u t , c o e f ) :
4 t a p s = [ S i g n a l ( i n t b v ( 0 , min= s i g i n . min , max= s i g i n . max ) )
5 f o r i i i n r a n g e ( l e n ( c o e f ) ) ]
6 # FIR t a p s
7 c o e f = t u p l e ( c o e f )
8 m s h i f t = l e n ( s i g i n )−1
9
10 @always ( c l o c k . posedge )
11 d e f r t l s o p ( ) :
12 i f r e s e t :
13 f o r i i i n r a n g e ( l e n ( c o e f ) ) :
14 t a p s [ i i ] . n e x t = 0
15 s i g o u t . n e x t = 0
16 e l s e :
17 sop = 0
18 f o r i i i n r a n g e ( l e n ( c o e f ) ) :
19 i f i i == 0 :
20 t a p s [ i i ] . n e x t = s i g i n
21 e l s e :
22 t a p s [ i i ] . n e x t = t a p s [ i i −1]
23 c = c o e f [ i i ]
24 sop = sop + ( t a p s [ i i ] ∗ c )
25 s i g o u t . n e x t = ( sop >> m s h i f t )
26 r e t u r n r t l s o p
Listing B.1: MyHDL FIR filter code example
B.1.2 FIR Filter High-Level Test Bench
1 i m p o r t s y s
2 i m p o r t os
3 i m p o r t a r g p a r s e
4 from a r g p a r s e i m p o r t Namespace
5
6 from myhdl i m p o r t ∗
7 from r h e a i m p o r t ∗
8
9 i m p o r t numpy as np
10 from numpy i m p o r t p i , l og10
123
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11 from s c i p y i m p o r t s i g n a l
12 from m a t p l o t l i b i m p o r t p y p l o t a s p l t
13 from m a t p l o t l i b i m p o r t mlab
14
15 # v a r i o u s forms of a FIR f i l t e r
16 from f i r f i l t i m p o r t m f i r f i l t
17
18 c l a s s S i g n a l S t r e a m ( o b j e c t ) :
19 d e f i n i t ( s e l f , s t y p e ) :
20 s e l f . v a l = S i g n a l ( s t y p e )
21 s e l f . dv = S i g n a l ( boo l ( 0 ) )
22
23 d e f t e s t f i r f i l t ( a r g s ) :
24 # what word s i z e do we want ?
25 sMax = 2∗∗15; sMin=−1∗sMax
26
27 ’ ’ ’ Get t h e f i l t e r c o e f f i c i e n t s and p l o t t h e r e s p o n s e ’ ’ ’
28 c o e f = s i g n a l . f i r f i l t e r d e s i g n . f i r w i n ( a r g s . N f l t , a r g s . Fc )
29 i c o e f = map ( i n t , c o e f ∗sMax )
30 w,H = s i g n a l . f r e q z ( c o e f )
31 f i g 1 , ax1 = p l t . s u b p l o t s ( 1 )
32 ax1 . p l o t (w, 20∗ l og10 ( abs (H) ) )
33 ax1 . g r i d ( True )
34
35 s i g i n = S i g n a l ( i n t b v ( 0 , min=sMin , max=sMax ) )
36 s i g o u t = S i g n a l ( i n t b v ( 0 , min=sMin , max=sMax ) )
37 c l o c k = Clock ( 0 , f r e q u e n c y = a r g s . Fs )
38 r e s e t = R e s e t ( F a l s e , a c t i v e =1 , a sync = F a l s e )
39
40 ’ ’ ’ P r i n t FIR c o e f f i c i e n t s −− debugg ing ’ ’ ’
41 d e f p r i n t c o e f ( ) :
42 f o r c i n r a n g e ( l e n ( c o e f ) ) :
43 p r i n t ( c o e f [ c ] )
44 # y i e l d c l o c k . posedge
45
46 ’ ’ ’ T e s t FIR f i l t e r ’ ’ ’
47 d e f t e s t f i r f i l t ( ) :
48 x , y = ( s i g i n , s i g o u t , )
49 i f a r g s . t r a c e :
50 t b d u t = t r a c e S i g n a l s ( m f i r f i l t , c lock , r e s e t , x , y , i c o e f )
51 e l s e :
52 t b d u t = m f i r f i l t ( c lock , r e s e t , x , y , i c o e f )
53 t b c l k = c l o c k . gen ( h t i c k s =5)
54
55 @ins tance
56 d e f t b s t i m u l u s ( ) :
57 # p u l s e t h e r e s e t
58 y i e l d r e s e t . p u l s e ( 1 0 0 )
59 f o r i i i n x ra n ge ( 2 ) :
60 y i e l d c l o c k . posedge
61
62 # c h i r p 1 ( t ime r e s p o n s e p i c t o r a l )
63 p r i n t ( ” c h i r p 1 . . . ” )
64 samp in = s i g n a l . c h i r p ( np . a r a n g e ( a r g s . Nsamps / 2 ) ∗1 / a r g s . Fs ,
65 8 , . 6 4 , 480 ,
66 method=u ’ l o g a r i t h m i c ’ ) ∗ . 94
67 samp in = np . c o n c a t e n a t e (
68 ( samp in ,
69 np . a r r a y ( [ s s f o r s s i n r e v e r s e d ( samp in [ : −1 ] ) ] ) ) )
70 samp out = [ ]
71
72 # i n p u t samples , s ave t h e o u t p u t
73 f o r i i i n x ra n ge ( a r g s . Nsamps−1) :
74 s i g i n . n e x t = i n t ( np . f l o o r ( samp in [ i i ]∗ ( sMax ) ) )
75 y i e l d c l o c k . posedge
76 samp out . append ( f l o a t ( s i g o u t ) / f l o a t ( sMax ) )
77
78 samp out = np . a r r a y ( samp out )
79 c = s i g n a l . l f i l t e r ( coef , 1 , samp in )
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80 s d i f f = np . abs ( c [ :−2] − samp out [ 2 : ] )
81 p l t . f i g u r e ( 3 ) ; p l t . p l o t ( s d i f f )
82 a s s e r t np . max ( s d i f f ) < 1e−3, ” e r r o r t o o l a r g e ”
83 i a = np . c o n c a t e n a t e ( ( np . ones ( a r g s . N f l t / 2 ) ∗ . 9 8 , samp in ) )
84 f i g , ax = p l t . s u b p l o t s ( 1 )
85 ax . p l o t ( i a , ’ b ’ ) ;
86 ax . p l o t ( samp out [ 1 : ] , ’ r ’ ) ;
87 ax . p l o t ( c , ’y−−’ )
88 f i g . s a v e f i g ( ’ p l o t 2 . png ’ )
89
90 # c h i r p 2 ( f r e q u e n c y r e s p o n s e , more p o i n t s )
91 p r i n t ( ” c h r i p 2 . . . ” )
92 N f f t = 8∗ a r g s . Nsamps
93 samp in = s i g n a l . c h i r p ( np . a r a n g e ( N f f t ) ∗1 / a r g s . Fs ,
94 0 . 1 , 1 , 500) ∗ . 98
95 samp out = [ ]
96 f o r i i i n x ra n ge ( N f f t ) :
97 s i g i n . n e x t = i n t ( np . f l o o r ( samp in [ i i ]∗ ( sMax ) ) )
98 y i e l d c l o c k . posedge
99 samp out . append ( f l o a t ( s i g o u t ) / f l o a t ( sMax ) )
100 samp out = np . a r r a y ( samp out )
101 Pi , f i = mlab . psd ( samp in )
102 Po , fo = mlab . psd ( samp out )
103 ax1 . p l o t ( p i ∗ f i , 10∗ l og10 ( abs ( Po / P i ) ) , ’ r ’ )
104 ax1 . g r i d ( True )
105 f i g 1 . s a v e f i g ( ’ p l o t 1 . png ’ )
106
107 r a i s e S t o p S i m u l a t i o n
108
109 g = ( t b d u t , t b c l k , t b s t i m u l u s , )
110 r e t u r n g
111
112 f i g 1 . s a v e f i g ( ’ f i r p l o t 1 . png ’ )
113
114 ’ ’ ’ c o n v e r t FIR module t o VHDL and t o V e r i l o g ’ ’ ’
115 toVHDL ( m f i r f i l t , c lock , r e s e t , s i g i n , s i g o u t , i c o e f )
116 t o V e r i l o g ( m f i r f i l t , c lock , r e s e t , s i g i n , s i g o u t , i c o e f )
117
118 # run s i m u l a t i o n
119 S i m u l a t i o n ( t e s t f i r f i l t ( ) ) . run ( )
120
121 i f n a m e == ’ m a i n ’ :
122 a r g s = Namespace ( Nsamps =1024 ,
123 Fs =170 e6 ,
124 N f l t =63 ,
125 Fc=8e9 ,
126 t r a c e =True )
127 t e s t f i r f i l t ( a r g s )
Listing B.2: MyHDL FIR filter code example
B.1.3 FIR Filter Generated HDL
1 / / F i l e : m f i r f i l t . v
2 / / G e n e r a t e d by MyHDL 1 . 0 dev
3 / / Date : Tue Aug 28 0 5 : 4 7 : 0 8 2018
4
5
6 ‘ t i m e s c a l e 1 ns / 1 0 ps
7
8 module m f i r f i l t (
9 c lock ,
10 r e s e t ,
11 s i g i n ,
12 s i g o u t
13 ) ;
14 / /
15
16 i n p u t c l o c k ;
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17 i n p u t r e s e t ;
18 i n p u t s i g n e d [ 1 5 : 0 ] s i g i n ;
19 o u t p u t s i g n e d [ 1 5 : 0 ] s i g o u t ;
20 r e g s i g n e d [ 1 5 : 0 ] s i g o u t ;
21
22 r e g s i g n e d [ 1 5 : 0 ] t a p s [0 :63−1] ;
23
24
25
26 a lways @( posedge c l o c k ) b e g i n : M FIRFILT RTL SOP
27 i n t e g e r i i ;
28 i n t e g e r sop ;
29 i n t e g e r c ;
30 i f ( r e s e t ) b e g i n
31 f o r ( i i =0 ; i i <63; i i = i i +1) b e g i n
32 t a p s [ i i ] <= 0 ;
33 end
34 s i g o u t <= 0 ;
35 end
36 e l s e b e g i n
37 sop = 0 ;
38 f o r ( i i =0 ; i i <63; i i = i i +1) b e g i n
39 i f ( ( i i == 0) ) b e g i n
40 t a p s [ i i ] <= s i g i n ;
41 end
42 e l s e b e g i n
43 t a p s [ i i ] <= t a p s [ ( i i − 1) ] ;
44 end
45 c a s e ( i i )
46 0 : c = 3 7 ;
47 1 : c = 3 8 ;
48 2 : c = 3 8 ;
49 3 : c = 4 0 ;
50 4 : c = 4 2 ;
51 5 : c = 4 4 ;
52 6 : c = 4 7 ;
53 7 : c = 5 0 ;
54 8 : c = 5 4 ;
55 9 : c = 5 8 ;
56 1 0 : c = 6 3 ;
57 1 1 : c = 6 8 ;
58 1 2 : c = 7 4 ;
59 1 3 : c = 8 0 ;
60 1 4 : c = 8 7 ;
61 1 5 : c = 9 4 ;
62 1 6 : c = 101 ;
63 1 7 : c = 109 ;
64 1 8 : c = 117 ;
65 1 9 : c = 125 ;
66 2 0 : c = 134 ;
67 2 1 : c = 143 ;
68 2 2 : c = 153 ;
69 2 3 : c = 162 ;
70 2 4 : c = 172 ;
71 2 5 : c = 182 ;
72 2 6 : c = 192 ;
73 2 7 : c = 202 ;
74 2 8 : c = 213 ;
75 2 9 : c = 223 ;
76 3 0 : c = 234 ;
77 3 1 : c = 245 ;
78 3 2 : c = 255 ;
79 3 3 : c = 266 ;
80 3 4 : c = 277 ;
81 3 5 : c = 287 ;
82 3 6 : c = 298 ;
83 3 7 : c = 308 ;
84 3 8 : c = 318 ;
85 3 9 : c = 329 ;
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86 4 0 : c = 339 ;
87 4 1 : c = 348 ;
88 4 2 : c = 358 ;
89 4 3 : c = 367 ;
90 4 4 : c = 376 ;
91 4 5 : c = 385 ;
92 4 6 : c = 393 ;
93 4 7 : c = 401 ;
94 4 8 : c = 409 ;
95 4 9 : c = 417 ;
96 5 0 : c = 424 ;
97 5 1 : c = 430 ;
98 5 2 : c = 436 ;
99 5 3 : c = 442 ;
100 5 4 : c = 447 ;
101 5 5 : c = 452 ;
102 5 6 : c = 456 ;
103 5 7 : c = 460 ;
104 5 8 : c = 464 ;
105 5 9 : c = 466 ;
106 6 0 : c = 469 ;
107 6 1 : c = 471 ;
108 d e f a u l t : c = 3 7 ;
109 e n d c a s e
110 sop = ( $ s i g n e d ({1 ’ b0 , sop } ) + ( t a p s [ i i ] ∗ c ) ) ;
111 end
112 s i g o u t <= $ s i g n e d ( sop >>> 15) ;
113 end
114 end
115
116 endmodule
Listing B.3: MyHDL generated Verilog FIR filter code
B.1.4 FIR Filter HDL Test Bench
1 module t b m f i r f i l t ;
2
3 r e g c l o c k ;
4 r e g r e s e t ;
5 r e g [ 1 5 : 0 ] s i g i n ;
6 wire [ 1 5 : 0 ] s i g o u t ;
7
8 i n i t i a l b e g i n
9 $from myhdl (
10 c lock ,
11 r e s e t ,
12 s i g i n
13 ) ;
14 $ to myhd l (
15 s i g o u t
16 ) ;
17 end
18
19 m f i r f i l t d u t (
20 c lock ,
21 r e s e t ,
22 s i g i n ,
23 s i g o u t
24 ) ;
25
26 endmodule
Listing B.4: MyHDL generated Verilog FIR filter test-bench
B.2 MIGEN
B.2.1 FIR Filter High-Level Specification
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1 ’ ’ ’ A s y n t h e s i z a b l e FIR f i l t e r ’ ’ ’
2 c l a s s FIR ( Module ) :
3 d e f i n i t ( s e l f , coef , ws ize =16) :
4 s e l f . c o e f = c o e f
5 # FIR c o e f f i c i e n t s
6 s e l f . ws ize = ws ize
7 s e l f . i = S i g n a l ( ( s e l f . wsize , True ) )
8 # s i g n a l f o r i n p u t samples
9 s e l f . o = S i g n a l ( ( s e l f . wsize , True ) )
10 # s i g n a l f o r o u t p u t samples
11
12 ###
13 muls = [ ]
14 s r c = s e l f . i
15 f o r c i n s e l f . c o e f :
16 s r e g = S i g n a l ( ( s e l f . wsize , True ) )
17 s e l f . sync += s r e g . eq ( s r c )
18 # copy i n p u t samples i n t o t h e FIR r e g i s t e r , s y n c h r o n o u s l y
19 s r c = s r e g
20 c o e f f p = i n t ( c ∗2∗∗( s e l f . ws ize − 1) )
21 # c o n v e r t c o e f f i c i e n t t o f i x e d p o i n t
22 muls . append ( c o e f f p ∗ s r e g )
23 # compute FIR p r o d u c t s
24 s u m f u l l = S i g n a l ( ( 2∗ s e l f . wsize −1, True ) )
25 s e l f . sync += s u m f u l l . eq ( r e d u c e ( add , muls ) )
26 # sum t h e p r o d u c t s , s y n c h r o n o u s l y
27 s e l f . comb += s e l f . o . eq ( s u m f u l l >> s e l f . wsize−1)
28 # w r i t e o u t p u t t o o u t p u t p o r t , c o m b i n a t o r i a l l y
Listing B.5: MyHDL FIR filter code example
B.2.2 FIR Filter High-Level Test Bench
1 ’ ’ ’
2 @name : Migen FIR
3 @author : K. S e t e t e m e l a
4 @date : May 2018
5 @purpose :
6 −s i m u l a t e FIR f i l t e r
7 −p l o t r e s u l t s
8 −g e n e r a t e HDL
9
10 ’ ’ ’
11
12 from f u n c t o o l s i m p o r t r e d u c e
13 from o p e r a t o r i m p o r t add
14
15 from math i m p o r t cos , p i
16 from s c i p y i m p o r t s i g n a l
17 i m p o r t m a t p l o t l i b . p y p l o t a s p l t
18
19 from migen i m p o r t ∗
20 from migen . f h d l i m p o r t v e r i l o g
21 from migen . f h d l . v e r i l o g i m p o r t c o n v e r t
22
23
24 ’ ’ ’ A s y n t h e s i z a b l e FIR f i l t e r module ’ ’ ’
25 c l a s s FIR ( Module ) :
26 d e f i n i t ( s e l f , coef , ws ize =16) :
27 s e l f . c o e f = c o e f
28 s e l f . ws ize = ws ize
29 s e l f . i = S i g n a l ( ( s e l f . wsize , True ) )
30 s e l f . o = S i g n a l ( ( s e l f . wsize , True ) )
31
32 ###
33
34 muls = [ ] # p r o d u c t s
35 s r c = s e l f . i
36 #16 b i t s i n p u t sample
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37 f o r c i n s e l f . c o e f :
38 # f o r each o f t h e 30 c o e f f i c i e n t s
39 s r e g = S i g n a l ( ( s e l f . wsize , True ) )
40 # empty 16 b i t s sample r e g i s t e r
41 s e l f . sync += s r e g . eq ( s r c )
42 # l o a d i n p u t sample on to t h e sample r e g i s t e r a t n e x t r i s i n g c l o c k edge
43 s r c = s r e g
44 # s t o r e sample a g a i n on s r c
45 c f p = i n t ( c ∗2∗∗( s e l f . ws ize − 1) )
46 # c o n v e r t f l o a t c o e f f i c i e n t t o f i x e d p o i n t
47 c o e f f i c i e n t = S i g n a l ( ( s e l f . wsize , True ) )
48 s e l f . sync += c o e f f i c i e n t . eq ( c f p )
49 muls . append ( c f p ∗ s r e g )
50 # compute f i r p r o d u c t f o r t h i s c o e f f i c i e n t and t h i s i n p u t sample and append p r o d u c t
51 s u m f u l l = S i g n a l ( ( 2∗ s e l f . wsize −1, True ) )
52 #31 b i t s s i g n a l
53 s e l f . sync += s u m f u l l . eq ( r e d u c e ( add , muls ) )
54 s e l f . comb += s e l f . o . eq ( s u m f u l l >> s e l f . wsize−1)
55
56 ’ ’ ’
57 A t e s t bench f o r our FIR f i l t e r .
58 G e n e r a t e s a s i n e wave a t t h e i n p u t and r e c o r d s t h e o u t p u t .
59 ’ ’ ’
60 d e f f i r t b ( dut , f r e q u e n c y , i n p u t s , o u t p u t s ) :
61 f = 2∗∗ ( d u t . ws ize − 1)
62 f o r c y c l e i n r a n g e ( 2 0 0 ) :
63 v = 0 .1∗ cos (2∗ p i ∗ f r e q u e n c y ∗ c y c l e )
64 # s i n e sample f o r n = c y c l e
65 y i e l d d u t . i . eq ( i n t ( f ∗v ) )
66 # c o n v e r t sample t o f i x e d p o i n t and w r i t e t o FIR i n p u t p o r t
67 i n p u t s . append ( v )
68 # adds v t o t h e i n p u t samples l i s t
69 o u t p u t s . append ( ( y i e l d d u t . o ) / f )
70 # c o n v e r t sample back t o f l o a t i n g p o i n t and w r i t e t o o u t p u t samples l i s t
71 y i e l d
72
73 ’ ’ ’ MAIN ’ ’ ’
74 i f n a m e == ” m a i n ” :
75 Fs =170 e6
76 c u t o f f =8 e9
77 s t o p =10 e9
78 Wcutoff = c u t o f f / ( Fs )
79 Wstop= s t o p / ( Fs )
80 # Compute lowpass f i l t e r c o e f f i c i e n t s w i th SciPy .
81 c o e f = s i g n a l . remez ( 6 3 , [ 0 , Wcutoff , Wstop , 0 . 5 ] , [ 0 , 1 ] )
82
83 ’ ’ ’ S i m u l a t e f o r d i f f e r e n t f r e q u e n c i e s and c o n c a t e n a t e t h e r e s u l t s . ’ ’ ’
84 i n s i g n a l s = [ ]
85 o u t s i g n a l s = [ ]
86 f o r f r e q u e n c y i n [ 0 . 2 , 0 . 3 , 0 . 9 ] :
87 d u t = FIR ( c o e f )
88 t b = f i r t b ( dut , f r e q u e n c y , i n s i g n a l s , o u t s i g n a l s )
89 r u n s i m u l a t i o n ( dut , tb , vcd name=” f i r . vcd ” )
90
91 ’ ’ ’ P l o t d a t a from t h e i n p u t and o u t p u t waveforms . ’ ’ ’
92 p l t . p l o t ( i n s i g n a l s )
93 p l t . p l o t ( o u t s i g n a l s )
94 p l t . show ( )
95
96 # P r i n t t h e V e r i l o g s o u r c e f o r t h e f i l t e r .
97 f i r = FIR ( c o e f )
98 # p r i n t ( v e r i l o g . c o n v e r t ( f i r , i o s ={ f i r . i , f i r . o } ) )
99 v e r i l o g . c o n v e r t ( f i r , i o s ={ f i r . i , f i r . o } ) . w r i t e ( ” FIR . v ” )
Listing B.6: Migen FIR filter code example
B.2.3 FIR Filter Generated HDL
1 /∗ Machine−g e n e r a t e d u s i n g Migen ∗ /
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2 module t o p (
3 i n p u t s i g n e d [ 1 5 : 0 ] i ,
4 o u t p u t s i g n e d [ 1 5 : 0 ] o ,
5 i n p u t s y s c l k ,
6 i n p u t s y s r s t
7 ) ;
8
9 r e g s i g n e d [ 1 5 : 0 ] s r e g 0 = 1 ’ d0 ;
10 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 0 = 1 ’ d0 ;
11 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 = 1 ’ d0 ;
12 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 = 1 ’ d0 ;
13 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 = 1 ’ d0 ;
14 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 = 1 ’ d0 ;
15 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 = 1 ’ d0 ;
16 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 = 1 ’ d0 ;
17 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 = 1 ’ d0 ;
18 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 = 1 ’ d0 ;
19 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 = 1 ’ d0 ;
20 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 = 1 ’ d0 ;
21 r e g s i g n e d [ 1 5 : 0 ] s r e g 6 = 1 ’ d0 ;
22 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 6 = 1 ’ d0 ;
23 r e g s i g n e d [ 1 5 : 0 ] s r e g 7 = 1 ’ d0 ;
24 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 7 = 1 ’ d0 ;
25 r e g s i g n e d [ 1 5 : 0 ] s r e g 8 = 1 ’ d0 ;
26 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 8 = 1 ’ d0 ;
27 r e g s i g n e d [ 1 5 : 0 ] s r e g 9 = 1 ’ d0 ;
28 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 9 = 1 ’ d0 ;
29 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 0 = 1 ’ d0 ;
30 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 0 = 1 ’ d0 ;
31 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 1 = 1 ’ d0 ;
32 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 1 = 1 ’ d0 ;
33 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 2 = 1 ’ d0 ;
34 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 2 = 1 ’ d0 ;
35 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 3 = 1 ’ d0 ;
36 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 3 = 1 ’ d0 ;
37 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 4 = 1 ’ d0 ;
38 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 4 = 1 ’ d0 ;
39 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 5 = 1 ’ d0 ;
40 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 5 = 1 ’ d0 ;
41 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 6 = 1 ’ d0 ;
42 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 6 = 1 ’ d0 ;
43 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 7 = 1 ’ d0 ;
44 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 7 = 1 ’ d0 ;
45 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 8 = 1 ’ d0 ;
46 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 8 = 1 ’ d0 ;
47 r e g s i g n e d [ 1 5 : 0 ] s r e g 1 9 = 1 ’ d0 ;
48 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 1 9 = 1 ’ d0 ;
49 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 0 = 1 ’ d0 ;
50 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 0 = 1 ’ d0 ;
51 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 1 = 1 ’ d0 ;
52 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 1 = 1 ’ d0 ;
53 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 2 = 1 ’ d0 ;
54 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 2 = 1 ’ d0 ;
55 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 3 = 1 ’ d0 ;
56 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 3 = 1 ’ d0 ;
57 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 4 = 1 ’ d0 ;
58 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 4 = 1 ’ d0 ;
59 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 5 = 1 ’ d0 ;
60 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 5 = 1 ’ d0 ;
61 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 6 = 1 ’ d0 ;
62 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 6 = 1 ’ d0 ;
63 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 7 = 1 ’ d0 ;
64 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 7 = 1 ’ d0 ;
65 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 8 = 1 ’ d0 ;
66 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 8 = 1 ’ d0 ;
67 r e g s i g n e d [ 1 5 : 0 ] s r e g 2 9 = 1 ’ d0 ;
68 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 2 9 = 1 ’ d0 ;
69 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 0 = 1 ’ d0 ;
70 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 0 = 1 ’ d0 ;
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71 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 1 = 1 ’ d0 ;
72 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 1 = 1 ’ d0 ;
73 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 2 = 1 ’ d0 ;
74 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 2 = 1 ’ d0 ;
75 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 3 = 1 ’ d0 ;
76 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 3 = 1 ’ d0 ;
77 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 4 = 1 ’ d0 ;
78 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 4 = 1 ’ d0 ;
79 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 5 = 1 ’ d0 ;
80 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 5 = 1 ’ d0 ;
81 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 6 = 1 ’ d0 ;
82 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 6 = 1 ’ d0 ;
83 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 7 = 1 ’ d0 ;
84 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 7 = 1 ’ d0 ;
85 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 8 = 1 ’ d0 ;
86 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 8 = 1 ’ d0 ;
87 r e g s i g n e d [ 1 5 : 0 ] s r e g 3 9 = 1 ’ d0 ;
88 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 3 9 = 1 ’ d0 ;
89 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 0 = 1 ’ d0 ;
90 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 0 = 1 ’ d0 ;
91 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 1 = 1 ’ d0 ;
92 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 1 = 1 ’ d0 ;
93 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 2 = 1 ’ d0 ;
94 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 2 = 1 ’ d0 ;
95 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 3 = 1 ’ d0 ;
96 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 3 = 1 ’ d0 ;
97 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 4 = 1 ’ d0 ;
98 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 4 = 1 ’ d0 ;
99 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 5 = 1 ’ d0 ;
100 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 5 = 1 ’ d0 ;
101 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 6 = 1 ’ d0 ;
102 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 6 = 1 ’ d0 ;
103 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 7 = 1 ’ d0 ;
104 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 7 = 1 ’ d0 ;
105 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 8 = 1 ’ d0 ;
106 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 8 = 1 ’ d0 ;
107 r e g s i g n e d [ 1 5 : 0 ] s r e g 4 9 = 1 ’ d0 ;
108 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 4 9 = 1 ’ d0 ;
109 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 0 = 1 ’ d0 ;
110 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 0 = 1 ’ d0 ;
111 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 1 = 1 ’ d0 ;
112 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 1 = 1 ’ d0 ;
113 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 2 = 1 ’ d0 ;
114 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 2 = 1 ’ d0 ;
115 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 3 = 1 ’ d0 ;
116 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 3 = 1 ’ d0 ;
117 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 4 = 1 ’ d0 ;
118 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 4 = 1 ’ d0 ;
119 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 5 = 1 ’ d0 ;
120 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 5 = 1 ’ d0 ;
121 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 6 = 1 ’ d0 ;
122 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 6 = 1 ’ d0 ;
123 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 7 = 1 ’ d0 ;
124 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 7 = 1 ’ d0 ;
125 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 8 = 1 ’ d0 ;
126 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 8 = 1 ’ d0 ;
127 r e g s i g n e d [ 1 5 : 0 ] s r e g 5 9 = 1 ’ d0 ;
128 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 5 9 = 1 ’ d0 ;
129 r e g s i g n e d [ 1 5 : 0 ] s r e g 6 0 = 1 ’ d0 ;
130 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 6 0 = 1 ’ d0 ;
131 r e g s i g n e d [ 1 5 : 0 ] s r e g 6 1 = 1 ’ d0 ;
132 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 6 1 = 1 ’ d0 ;
133 r e g s i g n e d [ 1 5 : 0 ] s r e g 6 2 = 1 ’ d0 ;
134 r e g s i g n e d [ 1 5 : 0 ] c o e f f i c i e n t 6 2 = 1 ’ d0 ;
135 r e g s i g n e d [ 3 0 : 0 ] s u m f u l l = 1 ’ d0 ;
136
137 / / s y n t h e s i s t r a n s l a t e o f f
138 r e g dummy s ;
139 i n i t i a l dummy s <= 1 ’ d0 ;
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140 / / s y n t h e s i s t r a n s l a t e o n
141 a s s i g n o = ( s u m f u l l >>> 4 ’ d15 ) ;
142
143 a lways @( posedge s y s c l k ) b e g i n
144 i f ( s y s r s t ) b e g i n
145 s r e g 0 <= 1 ’ d0 ;
146 c o e f f i c i e n t 0 <= 1 ’ d0 ;
147 s r e g 1 <= 1 ’ d0 ;
Listing B.7: Migen generated Verilog FIR filter code example
B.2.4 FIR Filter HDL Test Bench
Migen does not generate an automatic test-bench.
APPENDIX C
GPU TOOLS - SOURCE CODE
C.1 OPENCL
C.1.1 FIR Filter High-Level Specification
1 /∗
2 OpenCL FIR f i l t e r k e r n e l
3 i n p u t : i n p u t sample s
4 c o e f f : FIR c o e f f i c i e n t s
5 o u t p u t : FIR o u t p u t sample s
6 l e n g t h s : t h r e a d s b l o c k d i m e n s i o n s
7 ∗ /
8 k e r n e l vo id f i r ( g l o b a l do ub l e ∗ i n p u t ,
9 g l o b a l do ub l e ∗ o u t p u t ,
10 g l o b a l do ub l e ∗ c o e f f ,
11 g l o b a l i n t ∗ l e n g t h s ) {
12
13 i n t idx , acc ;
14 acc = 0 ;
15 i d x = g e t g l o b a l i d ( 0 ) ;
16 / / s e t i n d e x of t h i s t h r e a d i n t h e b l o c k
17 do ub l e sumprod =0;
18 /∗ compute FIR sum of p r o d u c t s f o r t h i s t h r e a d ∗ /
19 f o r ( i n t j = 0 ; j<l e n g t h s [ 1 ] ; j ++){
20 sumprod += i n p u t [ idx−j ] ∗ c o e f f [ j ] ;
21 }
22 / / s t o r e r e s u l t i n o u t p u t b u f f e r
23 o u t p u t [ i d x ] = sumprod ;
24 }
Listing C.1: OpenCL FIR filter code example
C.1.2 FIR Filter High-Level Test Bench
1 /∗
2 name : OpenCL FIR
3 a u t h o r : K. S e t e t e m e l a
4 d a t e : August 2018
5 p u r p o s e :
6 − r e a d s samples from f i l e
7 − a p p l i e s FIR f i l t e r i n g o p e r a t i o n on a GPU
8 − w r i t e s r e s u l t s t o f i l e
9 − p r o f i l e s bo th t h e h o s t and d e v i c e o p e r a t i o n s
10 ∗ /
11
12
13 # i n c l u d e <c t ime>
14 # i n c l u d e <i o s t r e a m>
15 # i n c l u d e <c s t d i n t>
16 # i n c l u d e <f s t r e a m>
17 # i n c l u d e <c s t r i n g>
18 # i n c l u d e <math . h>
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19 # i n c l u d e <s t d i o . h>
20 # i n c l u d e < s t d l i b . h>
21 # i n c l u d e <s t r i n g . h>
22 # i n c l u d e <t ime . h>
23
24 u s i n g namespace s t d ;
25
26 # i f d e f MAC
27 # i n c l u d e <OpenCL / c l . h>
28 # e l s e
29 # i n c l u d e <CL / c l . h>
30 # e n d i f
31
32 # d e f i n e PROGRAM FILE ” f i r . c l ”
33 # d e f i n e KERNEL FUNC ” f i r ”
34
35 # d e f i n e MAX INPUT SAMPLES 128000
36 # d e f i n e FIR LEN 63
37 # d e f i n e BUFFER LEN (MAX INPUT SAMPLES+FIR LEN )
38 s i z e t NUM GLOBAL WITEMS;
39 s i z e t NUM LOCAL WITEMS;
40 do ub l e BUFFER[ BUFFER LEN ] ;
41 do ub l e c o e f f s [ FIR LEN ] =
42 /∗ l owpass FIR f i l t e r :
43 p a s s b a n d : 0 − 8MHz
44 s t o p b a n d : 8 − 10MHz
45 p a s s b a n d r i p p l e : 2.3%
46 s t o p b a n d a t t e n u a t i o n : 40dB
47 ∗ /
48 {
49 −0.0448093 , 0 .0322875 , 0 .0181163 , 0 .0087615 , 0 .0056797 ,
50 0 .0086685 , 0 .0148049 , 0 .0187190 , 0 .0151019 , 0 .0027594 ,
51 −0.0132676 , −0.0232561 , −0.0187804 , 0 .0006382 , 0 .0250536 ,
52 0 .0387214 , 0 .0299817 , 0 .0002609 , −0.0345546 , −0.0525282 ,
53 −0.0395620 , 0 .0000246 , 0 .0440998 , 0 .0651867 , 0 .0479110 ,
54 0 .0000135 , −0.0508558 , −0.0736313 , −0.0529380 , −0.0000709 ,
55 0 .0540186 , 0 .0766746 , 0 .0540186 , −0.0000709 , −0.0529380 ,
56 −0.0736313 , −0.0508558 , 0 .0000135 , 0 .0479110 , 0 .0651867 ,
57 0 .0440998 , 0 .0000246 , −0.0395620 , −0.0525282 , −0.0345546 ,
58 0 .0002609 , 0 .0299817 , 0 .0387214 , 0 .0250536 , 0 .0006382 ,
59 −0.0187804 , −0.0232561 , −0.0132676 , 0 .0027594 , 0 .0151019 ,
60 0 .0187190 , 0 .0148049 , 0 .0086685 , 0 .0056797 , 0 .0087615 ,
61 0 .0181163 , 0 .0322875 , −0.0448093
62 } ;
63
64 /∗ i n i t i a l i s e FIR b u f f e r w i th z e r o s ∗ /
65 vo id i n i t F I R B u f f e r ( ) ;
66 /∗ i n i t i a l i s e GPU d e v i c e ∗ /
67 c l d e v i c e i d c r e a t e d e v i c e ( ) ;
68 /∗ b u i l d k e r n e l f o r d e v i c e ∗ /
69 c l p r o g r a m b u i l d p r o g r a m ( c l c o n t e x t c tx , c l d e v i c e i d dev , c o n s t c h a r ∗ f i l e n a m e ) ;
70 /∗ c o n v e r t f i x e d p o i n t v a l u e s t o f l o a t i n g p o i n t ∗ /
71 vo id i n t T o F l o a t ( i n t 8 t ∗ i n p u t , do ub l e ∗ o u t p u t , i n t l e n g t h ) ;
72 /∗ c o n v e r t f l o a t i n g p o i n t v a l u e s t o f i x e d p o i n t ∗ /
73 vo id f l o a t T o I n t ( d oub l e ∗ i n p u t , i n t 8 t ∗ o u t p u t , i n t l e n g t h ) ;
74
75
76 i n t main ( ) {
77
78 /∗ OpenCL s t r u c t u r e s ∗ /
79 c l d e v i c e i d d e v i c e ;
80 c l c o n t e x t c o n t e x t ;
81 c l p r o g r a m program ;
82 c l k e r n e l k e r n e l ;
83 cl command queue queue ;
84 c l i n t i , j , e r r ;
85 s i z e t l o c a l s i z e , g l o b a l s i z e ;
86
87 /∗ Data and b u f f e r s ∗ /
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88 i n t 8 t f i l e i n p u t i n t [MAX INPUT SAMPLES ] ;
89 do ub l e ∗ d f l o a t O u t p u t ;
90 i n t 8 t ∗ d o u t p u t ;
91 cl mem i n p u t b u f f e r , o u t p u t b u f f e r , l e n g t h s b u f f e r , c o e f f s b u f f e r , f i r l e n g t h b u f f e r ;
92 c l i n t num groups ;
93
94
95 /∗ I n i t i a l i z e d a t a ∗ /
96 i f s t r e a m f i n ;
97 o f s t r e a m h f o u t , d f o u t ;
98 f i n . open ( ” . . / d a t a / 1 1 k8bi tpcm . wav” , i o s : : b i n a r y | i o s : : i n ) ;
99
100 f i n . r e a d ( r e i n t e r p r e t c a s t <c h a r∗>(& f i l e i n p u t i n t ) ,MAX INPUT SAMPLES∗ s i z e o f ( i n t 8 t ) ) ;
101 i n t a c t u a l i n p u t s a m p l e s = f i n . g cou n t ( ) ;
102
103 do ub l e ∗ f l o a t I n p u t =new dou b l e [ a c t u a l i n p u t s a m p l e s ] ;
104
105 d o u t p u t =new i n t 8 t [ a c t u a l i n p u t s a m p l e s ] ;
106
107 i n t T o F l o a t ( f i l e i n p u t i n t , f l o a t I n p u t , a c t u a l i n p u t s a m p l e s ) ;
108
109 i n i t F I R B u f f e r ( ) ;
110
111 / / s t o r e t h e new i n p u t l e n samples i n t o t h e h i g h e r end of t h e f i r b u f f e r
112 memcpy(&BUFFER[ FIR LEN−1] , f l o a t I n p u t , a c t u a l i n p u t s a m p l e s ∗ s i z e o f ( d ou b l e ) ) ;
113
114 /∗ C r e a t e d e v i c e and c o n t e x t ∗ /
115 d e v i c e = c r e a t e d e v i c e ( ) ;
116 c o n t e x t = c l C r e a t e C o n t e x t (NULL, 1 , &dev ice , NULL, NULL, &e r r ) ;
117 i f ( e r r < 0) {
118 p e r r o r ( ” Couldn ’ t c r e a t e a c o n t e x t ” ) ;
119 e x i t ( 1 ) ;
120 } e l s e {
121 p r i n t f ( ” [OK] C r e a t e d c o n t e x t \n ” ) ;
122 }
123
124 /∗ B u i l d program ∗ /
125 program = b u i l d p r o g r a m ( c o n t e x t , dev i ce , PROGRAM FILE) ;
126
127 /∗ C r e a t e d a t a b u f f e r s and i n i t i a l i s e them ∗ /
128 NUM GLOBAL WITEMS= a c t u a l i n p u t s a m p l e s ;
129 NUM LOCAL WITEMS=1;
130 d f l o a t O u t p u t =new do ub le [ a c t u a l i n p u t s a m p l e s ] ;
131 i n t ∗ l e n g t h s =new i n t [ 2 ] ;
132 l e n g t h s [ 0 ] = a c t u a l i n p u t s a m p l e s ;
133 l e n g t h s [ 1 ] = FIR LEN ;
134
135 i n p u t b u f f e r = c l C r e a t e B u f f e r ( c o n t e x t , CL MEM READ ONLY | CL MEM COPY HOST PTR ,
a c t u a l i n p u t s a m p l e s ∗ s i z e o f ( d ou b l e ) , f l o a t I n p u t , &e r r ) ;
136 o u t p u t b u f f e r = c l C r e a t e B u f f e r ( c o n t e x t , CL MEM READ WRITE | CL MEM COPY HOST PTR ,
a c t u a l i n p u t s a m p l e s ∗ s i z e o f ( d ou b l e ) , d f l o a t O u t p u t , &e r r ) ;
137 c o e f f s b u f f e r = c l C r e a t e B u f f e r ( c o n t e x t , CL MEM READ ONLY | CL MEM COPY HOST PTR ,
FIR LEN ∗ s i z e o f ( d ou b l e ) , c o e f f s , &e r r ) ;
138 l e n g t h s b u f f e r = c l C r e a t e B u f f e r ( c o n t e x t , CL MEM READ ONLY | CL MEM COPY HOST PTR , 2∗
s i z e o f ( i n t ) , l e n g t h s , &e r r ) ;
139
140 i f ( e r r < 0) {
141 p e r r o r ( ” Couldn ’ t c r e a t e a b u f f e r ” ) ;
142 e x i t ( 1 ) ;
143 } e l s e {
144 p r i n t f ( ” [OK] C r e a t e d i n p u t and o u t p u t d a t a b u f f e r s \n ” ) ;
145 }
146
147 /∗ C r e a t e a command queue ∗ /
148 queue = clCreateCommandQueue ( c o n t e x t , dev i ce , CL QUEUE PROFILING ENABLE , &e r r ) ;
149 i f ( e r r < 0) {
150 p e r r o r ( ” Couldn ’ t c r e a t e a command queue ” ) ;
151 e x i t ( 1 ) ;
152 } e l s e {
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153 p r i n t f ( ” [OK] C r e a t e d command queue on d e v i c e \n ” ) ;
154 }
155
156 /∗ Wri te d a t a on to d e v i c e b u f f e r s and p r o f i l e each o p e r a t i o n ∗ /
157 u n s i g n e d long s t a r t = 0 ;
158 u n s i g n e d long end = 0 ;
159
160 c l e v e n t i n p u t b u f f e r t r a n s f e r ;
161 e r r = c l E n q u e u e W r i t e B u f f e r ( queue , i n p u t b u f f e r , CL TRUE , 0 , a c t u a l i n p u t s a m p l e s ∗
s i z e o f ( d ou b l e ) , f l o a t I n p u t , 0 , n u l l p t r , &i n p u t b u f f e r t r a n s f e r ) ;
162 c l W a i t F o r E v e n t s ( 1 , &i n p u t b u f f e r t r a n s f e r ) ;
163
164 c l G e t E v e n t P r o f i l i n g I n f o ( i n p u t b u f f e r t r a n s f e r , CL PROFILING COMMAND START , s i z e o f (
c l u l o n g ) , &s t a r t , NULL) ;
165 c l G e t E v e n t P r o f i l i n g I n f o ( i n p u t b u f f e r t r a n s f e r , CL PROFILING COMMAND END , s i z e o f (
c l u l o n g ) , &end , NULL) ;
166 u n s i g n e d long i n p u t b u f f e r t r a n s f e r t i m e = end − s t a r t ;
167
168 c l e v e n t o u t p u t b u f f e r t r a n s f e r ;
169 e r r |= c l E n q u e u e W r i t e B u f f e r ( queue , o u t p u t b u f f e r , CL TRUE , 0 , a c t u a l i n p u t s a m p l e s ∗
s i z e o f ( d ou b l e ) , d f l o a t O u t p u t , 0 , n u l l p t r , &o u t p u t b u f f e r t r a n s f e r ) ;
170 c l W a i t F o r E v e n t s ( 1 , &o u t p u t b u f f e r t r a n s f e r ) ;
171 c l G e t E v e n t P r o f i l i n g I n f o ( o u t p u t b u f f e r t r a n s f e r , CL PROFILING COMMAND START , s i z e o f (
c l u l o n g ) , &s t a r t , NULL) ;
172 c l G e t E v e n t P r o f i l i n g I n f o ( o u t p u t b u f f e r t r a n s f e r , CL PROFILING COMMAND END , s i z e o f (
c l u l o n g ) , &end , NULL) ;
173 u n s i g n e d long o u t p u t b u f f e r t r a n s f e r t i m e = end − s t a r t ;
174
175
176 c l e v e n t c o e f f s b u f f e r t r a n s f e r ;
177 e r r |= c l E n q u e u e W r i t e B u f f e r ( queue , c o e f f s b u f f e r , CL TRUE , 0 , FIR LEN ∗ s i z e o f ( d ou b l e ) ,
c o e f f s , 0 , n u l l p t r , &c o e f f s b u f f e r t r a n s f e r ) ;
178 c l W a i t F o r E v e n t s ( 1 , &c o e f f s b u f f e r t r a n s f e r ) ;
179 c l G e t E v e n t P r o f i l i n g I n f o ( c o e f f s b u f f e r t r a n s f e r , CL PROFILING COMMAND START , s i z e o f (
c l u l o n g ) , &s t a r t , NULL) ;
180 c l G e t E v e n t P r o f i l i n g I n f o ( c o e f f s b u f f e r t r a n s f e r , CL PROFILING COMMAND END , s i z e o f (
c l u l o n g ) , &end , NULL) ;
181 u n s i g n e d long c o e f f s b u f f e r t r a n s f e r t i m e = end − s t a r t ;
182
183 c l e v e n t l e n g t h s b u f f e r t r a n s f e r ;
184 e r r |= c l E n q u e u e W r i t e B u f f e r ( queue , l e n g t h s b u f f e r , CL TRUE , 0 , 2∗ s i z e o f ( i n t ) , l e n g t h s ,
0 , n u l l p t r , &l e n g t h s b u f f e r t r a n s f e r ) ;
185 c l W a i t F o r E v e n t s ( 1 , &l e n g t h s b u f f e r t r a n s f e r ) ;
186 c l G e t E v e n t P r o f i l i n g I n f o ( l e n g t h s b u f f e r t r a n s f e r , CL PROFILING COMMAND START , s i z e o f (
c l u l o n g ) , &s t a r t , NULL) ;
187 c l G e t E v e n t P r o f i l i n g I n f o ( l e n g t h s b u f f e r t r a n s f e r , CL PROFILING COMMAND END , s i z e o f (
c l u l o n g ) , &end , NULL) ;
188 u n s i g n e d long l e n g t h s b u f f e r t r a n s f e r t i m e = end − s t a r t ;
189 i f ( e r r < 0) {
190 p e r r o r ( ” Couldn ’ t w r i t e d a t a t o d e v i c e b u f f e r s ” ) ;
191 e x i t ( 1 ) ;
192 } e l s e {
193
194 p r i n t f ( ” [OK] W r i t t e n a l l d a t a t o d e v i c e b u f f e r s \n ” ) ;
195 }
196
197 /∗ C r e a t e a k e r n e l ∗ /
198 k e r n e l = c l C r e a t e K e r n e l ( program , KERNEL FUNC, &e r r ) ;
199 i f ( e r r < 0) {
200 p e r r o r ( ” Couldn ’ t c r e a t e a k e r n e l ” ) ;
201 e x i t ( 1 ) ;
202 } e l s e {
203
204 p r i n t f ( ” [OK] C r e a t e d k e r n e l : %s\n ” ,KERNEL FUNC) ;
205 }
206
207 /∗ C r e a t e k e r n e l a rgumen t s ∗ /
208 e r r = c l S e t K e r n e l A r g ( k e r n e l , 0 , s i z e o f ( cl mem ) , &i n p u t b u f f e r ) ;
209 e r r |= c l S e t K e r n e l A r g ( k e r n e l , 1 , s i z e o f ( cl mem ) , &o u t p u t b u f f e r ) ;
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210 e r r |= c l S e t K e r n e l A r g ( k e r n e l , 2 , s i z e o f ( cl mem ) , &c o e f f s b u f f e r ) ;
211 e r r |= c l S e t K e r n e l A r g ( k e r n e l , 3 , s i z e o f ( cl mem ) , &l e n g t h s b u f f e r ) ;
212
213 i f ( e r r < 0) {
214 p e r r o r ( ” Couldn ’ t c r e a t e a k e r n e l a rgument ” ) ;
215 e x i t ( 1 ) ;
216 }
217 e l s e {
218
219 p r i n t f ( ” [OK] C r e a t e d k e r n e l a rgumen t s\n ” ) ;
220 }
221
222 /∗ Enqueue k e r n e l ∗ /
223 c l e v e n t e v e n t ;
224 e r r = clEnqueueNDRangeKernel ( queue , k e r n e l , 1 , NULL, &NUM GLOBAL WITEMS, &
NUM LOCAL WITEMS, 0 , NULL, &e v e n t ) ;
225 c l W a i t F o r E v e n t s ( 1 , &e v e n t ) ;
226 i f ( e r r < 0) {
227 p e r r o r ( ” Couldn ’ t enqueue t h e k e r n e l ” ) ;
228 e x i t ( 1 ) ;
229 } e l s e {
230
231 p r i n t f ( ” [OK] Enqueued t h e k e r n e l on d e v i c e \n ” ) ;
232 }
233
234 /∗ Read t h e k e r n e l ’ s o u t p u t and t ime t h e o p e r a t i o n ∗ /
235 c l e v e n t f i r o u t p u t t r a n s f e r ;
236 e r r = c l En q ue u e Re a dB u f f e r ( queue , o u t p u t b u f f e r , CL TRUE , 0 , a c t u a l i n p u t s a m p l e s ∗
s i z e o f ( d ou b l e ) , d f l o a t O u t p u t , 0 , NULL, &f i r o u t p u t t r a n s f e r ) ;
237 c l W a i t F o r E v e n t s ( 1 , &f i r o u t p u t t r a n s f e r ) ;
238 c l G e t E v e n t P r o f i l i n g I n f o ( f i r o u t p u t t r a n s f e r , CL PROFILING COMMAND START , s i z e o f (
c l u l o n g ) , &s t a r t , NULL) ;
239 c l G e t E v e n t P r o f i l i n g I n f o ( f i r o u t p u t t r a n s f e r , CL PROFILING COMMAND END , s i z e o f (
c l u l o n g ) , &end , NULL) ;
240 u n s i g n e d long f i r o u t p u t t r a n s f e r t i m e = end − s t a r t ;
241 i f ( e r r < 0) {
242 p e r r o r ( ” Couldn ’ t r e a d t h e b u f f e r ” ) ;
243 e x i t ( 1 ) ;
244 } e l s e {
245
246 p r i n t f ( ” [OK] Read o u t p u t b u f f e r from d e v i c e \n ” ) ;
247 }
248
249
250 /∗ Check r e s u l t and d i s p l a y p r o f i l i n g r e s u l t s ∗ /
251 c l F i n i s h ( queue ) ;
252 f l o a t T o I n t ( d f l o a t O u t p u t , d o u t p u t , a c t u a l i n p u t s a m p l e s ) ;
253
254 c l u l o n g t i m e s t a r t =0 ;
255 c l u l o n g t i m e e n d =0;
256
257 c l G e t E v e n t P r o f i l i n g I n f o ( even t , CL PROFILING COMMAND START , s i z e o f ( t i m e s t a r t ) , &
t i m e s t a r t , NULL) ;
258 c l G e t E v e n t P r o f i l i n g I n f o ( even t , CL PROFILING COMMAND END , s i z e o f ( t i m e e n d ) , &t ime end ,
NULL) ;
259
260 do ub l e m i l l i S e c o n d s = ( c l d o u b l e ) ( t ime end−t i m e s t a r t ) ∗ ( c l d o u b l e ) (1 e−06) ;
261 do ub l e d a t a t r a n s f e r t i m e = ( c l d o u b l e ) ( f i r o u t p u t t r a n s f e r t i m e +
l e n g t h s b u f f e r t r a n s f e r t i m e +
262 c o e f f s b u f f e r t r a n s f e r t i m e + i n p u t b u f f e r t r a n s f e r t i m e +
o u t p u t b u f f e r t r a n s f e r t i m e ) ∗ ( c l d o u b l e ) (1 e−06) ;
263 p r i n t f ( ” I n p u t s i z e : %d \n ” ,MAX INPUT SAMPLES) ;
264 p r i n t f ( ” Ke r ne l E x e c u t i o n Time : %0.5 f m i l l i s e c o n d s \n ” , m i l l i S e c o n d s ) ;
265 p r i n t f ( ” T o t a l Data T r a n s f e r Time : %0.5 f m i l l i s e c o n d s \n ” , d a t a t r a n s f e r t i m e ) ;
266
267 /∗ D e a l l o c a t e r e s o u r c e s ∗ /
268 c l R e l e a s e K e r n e l ( k e r n e l ) ;
269 c lRe leaseMemObjec t ( i n p u t b u f f e r ) ;
270 c lRe leaseMemObjec t ( o u t p u t b u f f e r ) ;
– 138 – Chapter C — GPU Tools - Source Code
271 c lRe leaseMemObjec t ( l e n g t h s b u f f e r ) ;
272 c lRe leaseMemObjec t ( c o e f f s b u f f e r ) ;
273 clReleaseCommandQueue ( queue ) ;
274 c l R e l e a s e P r o g r a m ( program ) ;
275 c l R e l e a s e C o n t e x t ( c o n t e x t ) ;
276 r e t u r n 0 ;
277 }
278
279 /∗ i n i t i a l i s e f i l t e r b u f f e r ∗ /
280 vo id i n i t F I R B u f f e r ( ) {
281
282 memset (BUFFER, 0 , s i z e o f (BUFFER) ) ;
283 }
284
285
286 /∗ Find a GPU or CPU a s s o c i a t e d wi th t h e f i r s t a v a i l a b l e p l a t f o r m ∗ /
287 c l d e v i c e i d c r e a t e d e v i c e ( ) {
288
289 c l p l a t f o r m i d p l a t f o r m ;
290 c l d e v i c e i d dev ;
291 i n t e r r ;
292
293 /∗ I d e n t i f y a p l a t f o r m ∗ /
294 e r r = c l G e t P l a t f o r m I D s ( 1 , &p l a t f o r m , NULL) ;
295 i f ( e r r < 0) {
296 p e r r o r ( ” Couldn ’ t i d e n t i f y a p l a t f o r m ” ) ;
297 e x i t ( 1 ) ;
298 }
299
300 /∗ Access a d e v i c e ∗ /
301 e r r = c l G e t D e v i c e I D s ( p l a t f o r m , CL DEVICE TYPE GPU , 1 , &dev , NULL) ;
302 i f ( e r r == CL DEVICE NOT FOUND ) {
303 e r r = c l G e t D e v i c e I D s ( p l a t f o r m , CL DEVICE TYPE CPU , 1 , &dev , NULL) ;
304 }
305 i f ( e r r < 0) {
306 p e r r o r ( ” Couldn ’ t a c c e s s any d e v i c e s ” ) ;
307 e x i t ( 1 ) ;
308 }
309
310 p r i n t f ( ” [OK] C r e a t e d d e v i c e \n ” ) ;
311
312 r e t u r n dev ;
313 }
314
315 /∗ C r e a t e program from a f i l e and compi l e i t ∗ /
316 c l p r o g r a m b u i l d p r o g r a m ( c l c o n t e x t c tx , c l d e v i c e i d dev , c o n s t c h a r ∗ f i l e n a m e ) {
317
318 c l p r o g r a m program ;
319 FILE ∗ p r o g r a m h a n d l e ;
320 c h a r ∗ p r o g r a m b u f f e r , ∗ p r o g r a m l o g ;
321 s i z e t p r o g r a m s i z e , l o g s i z e ;
322 i n t e r r ;
323
324 /∗ Read program f i l e and p l a c e c o n t e n t i n t o b u f f e r ∗ /
325 p r o g r a m h a n d l e = fopen ( f i l e n a m e , ” r ” ) ;
326 i f ( p r o g r a m h a n d l e == NULL) {
327 p e r r o r ( ” Couldn ’ t f i n d t h e program f i l e ” ) ;
328 e x i t ( 1 ) ;
329 }
330 f s e e k ( p rog ram hand le , 0 , SEEK END) ;
331 p r o g r a m s i z e = f t e l l ( p r o g r a m h a n d l e ) ;
332 r ewind ( p r o g r a m h a n d l e ) ;
333 p r o g r a m b u f f e r = ( c h a r ∗ ) m a l lo c ( p r o g r a m s i z e + 1) ;
334 p r o g r a m b u f f e r [ p r o g r a m s i z e ] = ’\0 ’ ;
335 f r e a d ( p r o g r a m b u f f e r , s i z e o f ( c h a r ) , p r o g r a m s i z e , p r o g r a m h a n d l e ) ;
336 f c l o s e ( p r o g r a m h a n d l e ) ;
337
338 /∗ C r e a t e program from f i l e ∗ /
339 program = c l C r e a t e P r o g r a m W i t h S o u r c e ( c tx , 1 ,
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340 ( c o n s t c h a r ∗∗ )&p r o g r a m b u f f e r , &p r o g r a m s i z e , &e r r ) ;
341 i f ( e r r < 0) {
342 p e r r o r ( ” Couldn ’ t c r e a t e t h e program ” ) ;
343 e x i t ( 1 ) ;
344 }
345 e l s e {
346 p r i n t f ( ” [OK] C r e a t e d program from k e r n e l s o u r c e \n ” ) ;
347 }
348 f r e e ( p r o g r a m b u f f e r ) ;
349
350 /∗ B u i l d program ∗ /
351 e r r = c l B u i l d P r o g r a m ( program , 0 , NULL, NULL, NULL, NULL) ;
352 i f ( e r r < 0) {
353
354 /∗ Find s i z e o f l o g and p r i n t t o s t d o u t p u t ∗ /
355 c l G e t P r o g r a m B u i l d I n f o ( program , dev , CL PROGRAM BUILD LOG ,
356 0 , NULL, &l o g s i z e ) ;
357 p r o g r a m l o g = ( c h a r ∗ ) m a l lo c ( l o g s i z e + 1) ;
358 p r o g r a m l o g [ l o g s i z e ] = ’\0 ’ ;
359 c l G e t P r o g r a m B u i l d I n f o ( program , dev , CL PROGRAM BUILD LOG ,
360 l o g s i z e + 1 , p rog ram log , NULL) ;
361 p r i n t f ( ”%s\n ” , p r o g r a m l o g ) ;
362 f r e e ( p r o g r a m l o g ) ;
363 e x i t ( 1 ) ;
364 }
365 e l s e {
366 p r i n t f ( ” [OK] Program b u i l t \n ” ) ;
367
368 }
369 r e t u r n program ;
370 }
371
372 vo id i n t T o F l o a t ( i n t 8 t ∗ i n p u t , do ub l e ∗ o u t p u t , i n t l e n g t h ) {
373 / / c o n v e r t an 8 b i t i n t e g e r a r r a y t o a f l o a t a r r a y
374 f o r ( i n t i =0 ; i<l e n g t h ; i ++){
375 o u t p u t [ i ] = ( d ou b l e ) i n p u t [ i ] ;
376 }
377 }
378
379 vo id f l o a t T o I n t ( d oub l e ∗ i n p u t , i n t 8 t ∗ o u t p u t , i n t l e n g t h ) {
380 / / c o n v e r t a f l o a t a r r a y t o an 8 b i t i n t e g e r a r r a y
381 f o r ( i n t i =0 ; i<l e n g t h ; i ++){
382 i f ( i n p u t [ i ] > 127 .0 ) {
383 i n p u t [ i ] = 1 2 7 . 0 ;
384 } e l s e i f ( i n p u t [ i ] < −128.0 ) {
385 i n p u t [ i ] = −128.0;
386 }
387 o u t p u t [ i ] = ( i n t 8 t ) i n p u t [ i ] ;
388 }
389 }
Listing C.2: OpenCL FIR filter test bench code
C.2 CUDA
C.2.1 FIR Filter High-Level Specification
1 /∗
2 CUDA FIR f i l t e r k e r n e l
3 d d a t a : i n p u t sample on d e v i c e p in ne d memory
4 d f f C o e f f : FIR c o e f f i c i e n t s on d e v i c e p in ne d memory
5 d f i l t e r e d D a t a : FIR o u t p u t on p i nne d d e v i c e
6 ∗ /
7
8 g l o b a l vo id f i l t e r D a t a ( d oub l e ∗ d d a t a ,
9 do ub l e ∗ d f f C o e f f ,
10 do ub l e ∗ d f i l t e r e d D a t a ,
11 c o n s t i n t f f L e n g t h ,
12 c o n s t i n t f i l t e r e d D a t a L e n g t h ) {
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13 do ub l e sum = 0 . 0 0 ;
14 do ub l e ∗ d f f C o e f f p = d f f C o e f f ;
15 do ub l e ∗ d d a t a p = d d a t a ;
16
17 i n t i n d e x = t h r e a d I d x . x ;
18 / / s e t i n d e x of c u r r e n t t h r e a d i n t h e b l o c k
19 i n t s t r i d e =blockDim . x ;
20 / / s e t t h r e a d s t o p r o c e s s d a t a i n e q u a l chucks a c c o r d i n g t o t h e i r number
21 f o r ( i n t n = i n d e x ; n < f i l t e r e d D a t a L e n g t h ; n+= s t r i d e ) {
22 / / l e t t h i s t h r e a d b e g i n a t i t ’ s i n d e x and compute FIR o u t p u t
23 d f f C o e f f p = d f f C o e f f ;
24 do ub l e ∗ a c t i v e i n s a m p=&d d a t a p [ f f L e n g t h−1+n ] ;
25 sum =0.0 f ;
26 f o r ( i n t i =0 ; i<f f L e n g t h ; i ++){
27 / / compute FIR sum of p r o d u c t s
28 sum+=(∗ d f f C o e f f p ++) ∗ (∗ a c t i v e i n s a m p−−) ;
29 }
30 d f i l t e r e d D a t a [ n ]= sum ;
31 / / s t o r e r e s u l t o f t h i s t h r e a d
32 }
33 }
Listing C.3: CUDA FIR filter code example
C.2.2 FIR Filter High-Level Test Bench
1 /∗
2 name : CUDA FIR
3 a u t h o r : K. S e t e t e m e l a
4 d a t e : August 2018
5 p u r p o s e :
6 − r e a d s samples from f i l e
7 − a p p l i e s FIR f i l t e r i n g o p e r a t i o n on a GPU
8 − w r i t e s r e s u l t s t o f i l e
9 − p r o f i l e s bo th t h e h o s t and d e v i c e o p e r a t i o n s
10 ∗ /
11
12
13 # i n c l u d e <c t ime>
14 # i n c l u d e <s t d i o . h>
15 # i n c l u d e <cuda . h>
16 # i n c l u d e <a s s e r t . h>
17
18 /∗ Convenience f u n c t i o n f o r c h e c k i n g CUDA r u n t i m e API r e s u l t s
19 can be wrapped around any r u n t i m e API c a l l . No−op i n r e l e a s e b u i l d s . ∗ /
20 i n l i n e
21 c u d a E r r o r t checkCuda ( c u d a E r r o r t r e s u l t )
22 {
23 # i f d e f i n e d (DEBUG) | | d e f i n e d ( DEBUG)
24 i f ( r e s u l t != c u d a S u c c e s s ) {
25 f p r i n t f ( s t d e r r , ”CUDA Runtime E r r o r : %s\n ” ,
26 c u d a G e t E r r o r S t r i n g ( r e s u l t ) ) ;
27 a s s e r t ( r e s u l t == c u d a S u c c e s s ) ;
28 }
29 # e n d i f
30 r e t u r n r e s u l t ;
31 }
32
33 # d e f i n e MAX INPUT SAMPLES 128000
34 / / maximum FIR i n p u t samples
35 # d e f i n e FIR LEN 63
36 / / FIR l e n g t h
37 # d e f i n e BUFFER LEN (MAX INPUT SAMPLES+FIR LEN )
38 / / FIR b u f f e r l e n g t h
39
40 do ub l e h f i l t e r c o e f f s o [ FIR LEN ] =
41 /∗ C o e f f i c i e n t s f o r low−p a s s FIR f i l t e r w i th :
42 p a s s b a n d : 0 − 8MHz
43 s t o p b a n d : 8 − 10MHz
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44 p a s s b a n d r i p p l e : 2.3%
45 s t o p b a n d a t t e n u a t i o n : 40dB
46 ∗ /
47 {
48 −0.0448093 , 0 .0322875 , 0 .0181163 , 0 .0087615 , 0 .0056797 ,
49 0 .0086685 , 0 .0148049 , 0 .0187190 , 0 .0151019 , 0 .0027594 ,
50 −0.0132676 , −0.0232561 , −0.0187804 , 0 .0006382 , 0 .0250536 ,
51 0 .0387214 , 0 .0299817 , 0 .0002609 , −0.0345546 , −0.0525282 ,
52 −0.0395620 , 0 .0000246 , 0 .0440998 , 0 .0651867 , 0 .0479110 ,
53 0 .0000135 , −0.0508558 , −0.0736313 , −0.0529380 , −0.0000709 ,
54 0 .0540186 , 0 .0766746 , 0 .0540186 , −0.0000709 , −0.0529380 ,
55 −0.0736313 , −0.0508558 , 0 .0000135 , 0 .0479110 , 0 .0651867 ,
56 0 .0440998 , 0 .0000246 , −0.0395620 , −0.0525282 , −0.0345546 ,
57 0 .0002609 , 0 .0299817 , 0 .0387214 , 0 .0250536 , 0 .0006382 ,
58 −0.0187804 , −0.0232561 , −0.0132676 , 0 .0027594 , 0 .0151019 ,
59 0 .0187190 , 0 .0148049 , 0 .0086685 , 0 .0056797 , 0 .0087615 ,
60 0 .0181163 , 0 .0322875 , −0.0448093
61 } ;
62
63
64 /∗ CUDA FIR f i l t e r k e r n e l d e c l a r a t i o n ∗ /
65 g l o b a l vo id f i l t e r D a t a ( d oub l e ∗ d d a t a , do ub l e ∗ d f f C o e f f ,
66 do ub l e ∗ d f i l t e r e d D a t a , c o n s t i n t f f L e n g t h ,
67 c o n s t i n t f i l t e r e d D a t a L e n g t h ) ;
68 /∗ method t o c o n v e r t f i x e d p o i n t v a l u e s t o f l o a t i n g p o i n t ∗ /
69 vo id i n t T o F l o a t ( i n t 8 t ∗ i n p u t , do ub l e ∗ o u t p u t , i n t l e n g t h ) ;
70 /∗ method t o c o n v e r t f l o a t i n g p o i n t v a l u e s t o f i x e d p o i n t ∗ /
71 vo id f l o a t T o I n t ( d oub l e ∗ i n p u t , i n t 8 t ∗ o u t p u t , i n t l e n g t h ) ;
72 /∗ i n i t i a l i s e FIR b u f f e r ∗ /
73 vo id f i r F l o a t I n i t ( d oub l e ∗ ) ;
74
75
76 i n t main ( vo id )
77 {
78
79 do ub l e ∗ b u f f e r ;
80 checkCuda ( cudaMal locHos t ( ( vo id ∗∗ )&b u f f e r , s i z e o f ( do ub l e ) ∗BUFFER LEN ) ) ;
81 / / a l l o c a t e p i nn ed h o s t memory f o r t h e b u f f e r
82 do ub l e ∗ h f i l t e r c o e f f s ;
83 checkCuda ( cudaMal locHos t ( ( vo id ∗∗ )&h f i l t e r c o e f f s , s i z e o f ( do ub l e ) ∗FIR LEN ) ) ;
84 / / a l l o c a t e p i nn ed h o s t memory f o r c o e f f i c i e n t s
85
86 /∗ copy c o e f f i c i e n t s t o p in ne d h o s t memory ∗ /
87 f o r ( i n t i =0 ; i<FIR LEN ; i ++){
88 h f i l t e r c o e f f s [ i ]= h f i l t e r c o e f f s o [ i ] ;
89 }
90
91
92
93 f i r F l o a t I n i t ( b u f f e r ) ;
94
95 /∗ d e c l a r e i n p u t and o u t p u t f i l e h a n d l e r s ∗ /
96 FILE ∗ i n f i d ;
97 FILE ∗ o u t f i d ;
98
99 /∗ open t h e i n p u t waveform f i l e ∗ /
100 i n f i d = fopen ( ” . . / d a t a / 1 1 k8bi tpcm . wav” , ” rb ” ) ;
101 i f ( i n f i d == 0 ) {
102 p r i n t f ( ” [ERROR] Couldn ’ t open i n p u t f i l e \n ” ) ;
103 r e t u r n −1;
104 }
105 e l s e {
106 p r i n t f ( ” [OK] I n p u t f i l e opened s u c c e s s f u l l y \n ” ) ;
107 }
108
109 /∗ open t h e o u t p u t waveform f i l e ∗ /
110 o u t f i d = fopen ( ” . . / d a t a / c u d a 1 1 k 8 b i t p c m o u t p u t p a r a l l e l . wav” , ”wb” ) ;
111 i f ( o u t f i d == 0 ) {
112 p r i n t f ( ” [ERROR] Couldn ’ t open o u t p u t f i l e \n ” ) ;
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113 r e t u r n −1;
114 }
115 e l s e {
116 p r i n t f ( ” [OK] Outpu t f i l e opened\n ” ) ;
117 }
118
119 i f ( i n f i d && o u t f i d ) {
120
121 i n t pcmHeaderLength =44;
122 c h a r ∗ pcmHeader = new c h a r [ pcmHeaderLength ] ;
123 / / r e a d t h e pcm f i l e h e a d e r
124 f r e a d ( pcmHeader , s i z e o f ( c h a r ) , pcmHeaderLength , i n f i d ) ;
125 / / w r i t e i t t o o u t p u t f i l e
126 f w r i t e ( pcmHeader , s i z e o f ( c h a r ) , pcmHeaderLength , o u t f i d ) ;
127
128 / / C r e a t e d e v i c e p o i n t e r s
129 do ub l e ∗ d d a t a = n u l l p t r ;
130 cudaMal loc ( ( vo id ∗∗ )&d d a t a , BUFFER LEN ∗ s i z e o f ( d ou b l e ) ) ;
131 i f ( d d a t a ) {
132 p r i n t f ( ” [OK] A l l o c a t e d %d B on d e v i c e f o r i n p u t samples\n ” ,BUFFER LEN ) ;
133 } e l s e {
134 p r i n t f ( ” [ERROR] Coud n o t a l l o c a t e %d B on d e v i c e f o r i n p u t samples\n ” ,BUFFER LEN ) ;
135 r e t u r n −1;
136 }
137
138 /∗ a l l o c a t e p i nne d d e v i c e memory f o r f i l t e r c o e f f i c i e n t s ∗ /
139 do ub l e ∗ d n u m e r a t o r = n u l l p t r ;
140 cudaMal loc ( ( vo id ∗∗ )&d nu me ra t o r , FIR LEN ∗ s i z e o f ( d ou b l e ) ) ;
141 i f ( d n u m e r a t o r ) {
142 p r i n t f ( ” [OK] A l l o c a t e d %d B on d e v i c e f o r f i l t e r c o e f f i c i e n t s \n ” , FIR LEN ) ;
143 } e l s e {
144 p r i n t f ( ” [ERROR] Coud n o t a l l o c a t e %d B on d e v i c e f o r f i l t e r c o e f f i c i e n t s \n ” ,
FIR LEN ) ;
145 r e t u r n −1;
146
147 }
148
149 /∗ Copy f i l t e r c o e f f i c i e n t s d a t a t o d e v i c e ∗ /
150 c u d a E r r o r t e r r ;
151 e r r = cudaMemcpy ( d nu me ra t o r , h f i l t e r c o e f f s , FIR LEN ∗ s i z e o f ( d ou b l e ) ,
cudaMemcpyHostToDevice ) ;
152 i f ( e r r == c u d a S u c c e s s ) {
153 p r i n t f ( ” [OK] Copied %d B c o e f f i c i e n t s from h o s t t o d e v i c e \n ” , FIR LEN ) ;
154 }
155 e l s e {
156 p r i n t f ( ” [ERROR] Could n o t copy %d B c o e f f i c i e n t s from h o s t t o d e v i c e \n ” , FIR LEN ) ;
157 r e t u r n −1;
158 }
159
160 i n t c o u n t s =1 ;
161 i n t s i z e =0;
162
163 i n t 8 t i n p u t [MAX INPUT SAMPLES ] ;
164 i n t 8 t ∗ h i n p u t P i n n e d ;
165 / / a l l o c a t e p i nn ed h o s t memory f o r samples r e a d from f i l e
166 checkCuda ( cudaMal locHos t ( ( vo id ∗∗ )&h i n p u t P i n n e d , s i z e o f ( i n t 8 t ) ∗MAX INPUT SAMPLES) ) ;
167
168 /∗ r e a d i n p u t samples from f i l e ∗ /
169 s i z e = f r e a d ( i n p u t , s i z e o f ( i n t 8 t ) , MAX INPUT SAMPLES , i n f i d ) ;
170 i f ( s i z e >0){
171 p r i n t f ( ” [OK] %d I n p u t samples r e a d s u c c e s s f u l l y i n t o memory\n ” , s i z e ) ;
172 c o u n t s ++;
173 }
174 e l s e {
175 p r i n t f ( ” [ERROR] F a i l e d t o r e a d i n p u t samples from i n p u t f i l e \n ” ) ;
176 r e t u r n −1;
177 }
178
179 /∗ c o n v e r t s ample s t o f l o a t s ∗ /
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180 do ub l e ∗ h d a t a = new d ou b le [ s i z e ] ;
181 i n t T o F l o a t ( i n p u t , h d a t a , s i z e ) ;
182
183 / / s t o r e t h e new i n p u t samples i n t o t h e h i g h e r end of t h e b u f f e r
184 memcpy(& b u f f e r [ FIR LEN−1] , h d a t a , s i z e ∗ s i z e o f ( d ou b l e ) ) ;
185
186 /∗ a l l o c a t e memory on d e v i c e f o r f i l t e r o u t p u t samples ∗ /
187 do ub l e ∗ d f i l t e r e d D a t a = n u l l p t r ;
188 cudaMal loc ( ( vo id ∗∗ )&d f i l t e r e d D a t a , s i z e ∗ s i z e o f ( d ou b l e ) ) ; / / p in ne d d e v i c e memory
189 i f ( d f i l t e r e d D a t a ) {
190 p r i n t f ( ” [OK] A l l o c a t e d %d B on d e v i c e f o r FIR o u t p u t \n ” , s i z e ) ;
191 }
192 e l s e {
193 p r i n t f ( ” [ERROR] Coud n o t a l l o c a t e %d B on d e v i c e f o r FIR o u t p u t \n ” , s i z e ) ;
194 r e t u r n −1;
195 }
196
197 /∗ Copy i n p u t samples t o d e v i c e ∗ /
198 e r r = cudaMemcpy ( d d a t a , b u f f e r , BUFFER LEN ∗ s i z e o f ( d ou b l e ) , cudaMemcpyHostToDevice ) ;
199 i f ( e r r == c u d a S u c c e s s ) {
200 p r i n t f ( ” [OK] Copied %d B of i n p u t from h o s t t o d e v i c e \n ” , s i z e ) ;
201 }
202 e l s e {
203 p r i n t f ( ” [ERROR] Could n o t copy %d B of i n p u t from h o s t t o d e v i c e \n ” , s i z e ) ;
204 r e t u r n −1;
205 }
206 /∗ Copy f i l t e r c o e f f i c i e n t s t o d e v i c e ∗ /
207 e r r = cudaMemcpy ( d nu me ra t o r , h f i l t e r c o e f f s , FIR LEN ∗ s i z e o f ( d ou b l e ) ,
cudaMemcpyHostToDevice ) ;
208 i f ( e r r == c u d a S u c c e s s ) {
209 p r i n t f ( ” [OK] Copied %d B c o e f f i c i e n t s from h o s t t o d e v i c e \n ” , FIR LEN ) ;
210 }
211 e l s e {
212 p r i n t f ( ” [ERROR] Could n o t copy %d B c o e f f i c i e n t s from h o s t t o d e v i c e \n ” , FIR LEN ) ;
213 r e t u r n −1;
214 }
215
216 /∗ A l l o c a t e p in ne d h o s t memory t o s t o r e f i l t e r o u t p u t samples ∗ /
217 do ub l e ∗ h f i l t e r e d D a t a = new do ub l e [ s i z e ] ;
218 do ub l e ∗ h f i l t e r e d D a t a P i n n e d ;
219 checkCuda ( cudaMal locHos t ( ( vo id ∗∗ )&h f i l t e r e d D a t a P i n n e d , s i z e o f ( dou b l e ) ∗ s i z e ) ) ;
220
221
222 /∗ Launch t h e k e r n e l and b e i n g p r o f i l i n g ∗ /
223 i n t t h r e a d s P e r B l o c k = 256 ;
224 i n t b l o c k s P e r G r i d = ( s i z e + t h r e a d s P e r B l o c k − 1) / t h r e a d s P e r B l o c k ;
225 f l o a t GPUKernelTime ;
226 c u d a E v e n t t s t a r t , s t o p ;
227 c u d a E v e n t C r e a t e (& s t a r t ) ;
228 c u d a E v e n t C r e a t e (& s t o p ) ;
229 cudaEven tRecord ( s t a r t ) ;
230 f i l t e r D a t a <<<b l o c k s P e r G r i d , t h r e a d s P e r B l o c k>>>(d d a t a , d nu me ra t o r , d f i l t e r e d D a t a ,
FIR LEN , s i z e ) ;
231 cudaEven tRecord ( s t o p ) ;
232 c u d a E v e n t S y n c h r o n i z e ( s t o p ) ;
233
234 GPUKernelTime =0;
235 cudaEven tE lapsedTime (&GPUKernelTime , s t a r t , s t o p ) ;
236
237 /∗
238 s h i f t i n p u t samples i n f i r b u f f e r back i n t ime f o r n e x t t ime
239 t h e s h i f t i s such t h a t f f l e n −1 c u r r e n t sample s a r e c a r r i e d f o r w a r d i n t o t h e n e x t
f i r round
240 and merged wi th new samples
241 ∗ /
242 memmove(& b u f f e r [0 ] ,& b u f f e r [ s i z e ] , ( FIR LEN−1)∗ s i z e o f ( d ou b l e ) ) ;
243
244 /∗ Copy f i l t e r e d r e s u l t s t o h o s t ∗ /
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245 e r r =cudaMemcpy ( h f i l t e r e d D a t a , d f i l t e r e d D a t a , s i z e ∗ s i z e o f ( d ou b l e ) ,
cudaMemcpyDeviceToHost ) ;
246 i f ( e r r == c u d a S u c c e s s ) {
247 p r i n t f ( ” [OK] Copied %d B o u t p u t from d e v i c e t o h o s t \n ” , s i z e ) ;
248 }
249 e l s e {
250 p r i n t f ( ” [ERROR] Could n o t copy %d B o u t p u t from d e v i c e t o h o s t \n ” , s i z e ) ;
251 r e t u r n −1;
252 }
253
254 i n t 8 t ∗ o u t p u t =new i n t 8 t [ s i z e ] ;
255 / / c o n v e r t f i l t e r e d samples t o i n t s
256 f l o a t T o I n t ( h f i l t e r e d D a t a , o u t p u t , s i z e ) ;
257 /∗ w r i t e f i l t e r e d samples t o f i l e ∗ /
258 i n t s i zew = f w r i t e ( o u t p u t , s i z e o f ( i n t 8 t ) , s i z e , o u t f i d ) ;
259 i f ( s i zew ! = 0 ) {
260 p r i n t f ( ” [OK] W r i t t e n %d B FIR o u t p u t t o o u t p u t f i l e \n ” , s i z e ) ;
261 p r i n t f ( ”GPU Ke rn e l Time ( ms ) : %.8 f \n ” , GPUKernelTime ) ;
262 }
263 e l s e {
264 p r i n t f ( ” [ERROR] Could n o t w r i t e %d B FIR o u t p u t t o o u t p u t f i l e \n ” , s i z e ) ;
265 r e t u r n −1;
266 }
267
268 /∗ c l o s e t h e f i l e s ∗ /
269 f c l o s e ( i n f i d ) ;
270 f c l o s e ( o u t f i d ) ;
271
272 }
273
274 }
275
276 /∗ i n i t i a l i s e FIR b u f f e r w i th z e r o s ∗ /
277 vo id f i r F l o a t I n i t ( d oub l e ∗ b u f f e r ) {
278 memset ( b u f f e r , 0 , BUFFER LEN ) ;
279 }
280
281 /∗
282 CUDA FIR f i l t e r k e r n e l
283 d d a t a : i n p u t sample on d e v i c e p in ne d memory
284 d f f C o e f f : FIR c o e f f i c i e n t s on d e v i c e p in ne d memory
285 d f i l t e r e d D a t a : FIR o u t p u t on p i nne d d e v i c e
286 ∗ /
287 g l o b a l vo id f i l t e r D a t a ( d oub l e ∗ d d a t a ,
288 do ub l e ∗ d f f C o e f f ,
289 do ub l e ∗ d f i l t e r e d D a t a ,
290 c o n s t i n t f f L e n g t h ,
291 c o n s t i n t f i l t e r e d D a t a L e n g t h ) {
292 do ub l e sum = 0 . 0 0 ;
293 do ub l e ∗ d f f C o e f f p = d f f C o e f f ;
294 do ub l e ∗ d d a t a p = d d a t a ;
295
296 i n t i n d e x = t h r e a d I d x . x ;
297 / / s e t i n d e x of c u r r e n t t h r e a d i n t h e b l o c k
298 i n t s t r i d e =blockDim . x ;
299 / / s e t t h r e a d s t o p r o c e s s d a t a i n e q u a l chucks a c c o r d i n g t o t h e i r number
300 f o r ( i n t n = i n d e x ; n < f i l t e r e d D a t a L e n g t h ; n+= s t r i d e ) {
301 / / l e t t h i s t h r e a d b e g i n a t i t ’ s i n d e x and compute FIR o u t p u t
302 d f f C o e f f p = d f f C o e f f ;
303 do ub l e ∗ a c t i v e i n s a m p=&d d a t a p [ f f L e n g t h−1+n ] ;
304 sum =0.0 f ;
305 f o r ( i n t i =0 ; i<f f L e n g t h ; i ++){
306 / / compute FIR sum of p r o d u c t s
307 sum+=(∗ d f f C o e f f p ++) ∗ (∗ a c t i v e i n s a m p−−) ;
308 }
309 d f i l t e r e d D a t a [ n ]= sum ;
310 / / s t o r e r e s u l t o f t h i s t h r e a d
311 }
312
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313 }
314 /∗ c o n v e r t an 8 b i t i n t e g e r a r r a y t o a f l o a t a r r a y ∗ /
315 vo id i n t T o F l o a t ( i n t 8 t ∗ i n p u t , do ub l e ∗ o u t p u t , i n t l e n g t h ) {
316
317 f o r ( i n t i =0 ; i<l e n g t h ; i ++){
318 o u t p u t [ i ] = ( d ou b l e ) i n p u t [ i ] ;
319 }
320
321
322 }
323 /∗ c o n v e r t a f l o a t a r r a y t o an 8 b i t i n t e g e r a r r a y ∗ /
324 vo id f l o a t T o I n t ( d oub l e ∗ i n p u t , i n t 8 t ∗ o u t p u t , i n t l e n g t h ) {
325
326 f o r ( i n t i =0 ; i<l e n g t h ; i ++){
327 i f ( i n p u t [ i ] > 127 .0 ) {
328 i n p u t [ i ] = 1 2 7 . 0 ;
329 } e l s e i f ( i n p u t [ i ] < −128.0 ) {
330 i n p u t [ i ] = −128.0;
331 }
332 o u t p u t [ i ] = ( i n t 8 t ) i n p u t [ i ] ;
333 }
334 }
Listing C.4: CUDA FIR filter test bench code
